aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/pci (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-11-03PCI: hv: Fix the definition of vector in hv_compose_msi_msg()Dexuan Cui1-6/+16
2022-10-17Revert "PCI: tegra: Use PCI_CONF1_EXT_ADDRESS() macro"Jon Hunter1-3/+8
2022-10-15Merge tag 'pci-v6.1-fixes-1' of git://git.kernel.org/pub/scm/linux/kernel/git/helgaas/pciLinus Torvalds1-61/+1
2022-10-14Revert "PCI: Distribute available resources for root buses, too"Bjorn Helgaas1-61/+1
2022-10-12Merge tag 'for-linus-6.1-rc1-tag' of git://git.kernel.org/pub/scm/linux/kernel/git/xen/tipLinus Torvalds1-108/+53
2022-10-11Merge tag 'pci-v6.1-changes' of git://git.kernel.org/pub/scm/linux/kernel/git/helgaas/pciLinus Torvalds28-610/+1049
2022-10-07xen/pcifront: move xenstore config scanning into sub-functionJuergen Gross1-106/+37
2022-10-05Merge branch 'pci/misc'Bjorn Helgaas1-1/+1
2022-10-05Merge branch 'remotes/lorenzo/pci/misc'Bjorn Helgaas4-36/+58
2022-10-05Merge branch 'pci/qcom'Bjorn Helgaas2-112/+180
2022-10-05Merge branch 'remotes/lorenzo/pci/mvebu'Bjorn Helgaas1-6/+6
2022-10-05Merge branch 'remotes/lorenzo/pci/mediatek'Bjorn Helgaas1-1/+1
2022-10-05Merge branch 'remotes/lorenzo/pci/dwc'Bjorn Helgaas4-29/+37
2022-10-05Merge branch 'remotes/lorenzo/pci/bridge-emul'Bjorn Helgaas4-17/+35
2022-10-05Merge branch 'remotes/lorenzo/pci/apple'Bjorn Helgaas1-2/+2
2022-10-05Merge branch 'remotes/lorenzo/pci/aardvark'Bjorn Helgaas1-0/+3
2022-10-05Merge branch 'pci/resource'Bjorn Helgaas3-122/+192
2022-10-05Merge branch 'pci/rebar'Bjorn Helgaas1-0/+108
2022-10-05Merge branch 'pci/pm'Bjorn Helgaas4-183/+205
2022-10-05Merge branch 'pci/msi'Bjorn Helgaas1-1/+1
2022-10-05Merge branch 'pci/dpc'Bjorn Helgaas2-5/+46
2022-10-05PCI: qcom-ep: Check platform_get_resource_byname() return valueYang Yingliang1-0/+5
2022-10-05PCI: qcom-ep: Add support for SM8450 SoCManivannan Sadhasivam1-0/+1
2022-10-05PCI: qcom-ep: Make PERST separation optionalManivannan Sadhasivam1-4/+6
2022-10-05PCI: qcom-ep: Disable Master AXI Clock when there is no PCIe trafficManivannan Sadhasivam1-1/+8
2022-10-05PCI: Expose PCIe Resizable BAR support via sysfsAlex Williamson1-0/+108
2022-10-05PCI/ASPM: Correct LTR_L1.2_THRESHOLD computationBjorn Helgaas1-17/+32
2022-10-05PCI/ASPM: Ignore L1 PM Substates if device lacks capabilityBjorn Helgaas1-0/+3
2022-10-05PCI/ASPM: Factor out L1 PM Substates configurationBjorn Helgaas1-48/+55
2022-10-05PCI: qcom-ep: Gate Master AXI clock to MHI bus during L1SSManivannan Sadhasivam1-0/+9
2022-10-05PCI: qcom-ep: Expose link transition counts via debugfsManivannan Sadhasivam1-0/+60
2022-10-05PCI: qcom-ep: Disable IRQs during driver removeManivannan Sadhasivam1-6/+9
2022-10-04PCI/ASPM: Save L1 PM Substates Capability for suspend/resumeVidya Sagar3-0/+48
2022-10-04PCI/ASPM: Refactor L1 PM Substates Control Register programmingVidya Sagar1-34/+40
2022-10-04xen-pcifront: Handle missed Connected stateJason Andryuk1-2/+16
2022-10-03PCI: qcom-ep: Make use of the cached dev pointerManivannan Sadhasivam1-2/+2
2022-10-03PCI: qcom-ep: Rely on the clocks supplied by devicetreeManivannan Sadhasivam1-20/+13
2022-10-03PCI: qcom-ep: Add kernel-doc for qcom_pcie_ep structureManivannan Sadhasivam1-0/+17
2022-10-03phy: freescale: imx8m-pcie: Fix the wrong order of phy_init() and phy_power_on()Richard Zhu1-3/+3
2022-10-03PCI: imx6: Add i.MX8MP PCIe supportRichard Zhu1-2/+25
2022-10-03PCI: dwc: Replace of_gpio_named_count() by gpiod_count()Andy Shevchenko1-2/+2
2022-09-29PCI/PM: Reduce D3hot delay with usleep_range()Sajid Dalvi1-7/+9
2022-09-29PCI: tegra: Use PCI_CONF1_EXT_ADDRESS() macroPali Rohár1-8/+3
2022-09-29PCI: qcom: Rename host-init error labelJohan Hovold1-2/+2
2022-09-29PCI: qcom: Drop unused post_deinit callbackJohan Hovold1-3/+0
2022-09-27PCI/DPC: Quirk PIO log size for certain Intel Root PortsMika Westerberg2-5/+46
2022-09-27PCI: mt7621: Use PCI_CONF1_EXT_ADDRESS() macroPali Rohár1-11/+6
2022-09-27PCI: ftpci100: Use PCI_CONF1_ADDRESS() macroPali Rohár1-17/+4
2022-09-27PCI: Add standard PCI Config Address macrosPali Rohár1-0/+45
2022-09-21PCI: Sanitise firmware BAR assignments behind a PCI-PCI bridgeMaciej W. Rozycki1-0/+11
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.