index
:
linux-dev
linus/master
master
Linux kernel development work - see feature branches
Jason A. Donenfeld
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
staging
/
rtl8723au
/
hal
(
follow
)
Age
Commit message (
Expand
)
Author
Files
Lines
2015-04-03
drivers: staging: rtl8723au: fix "warning: cast to restricted __le16"
Piotr Witoslawski
1
-1
/
+1
2015-03-26
staging: rtl8723au: Update RT_TRACE macro and uses
Joe Perches
10
-261
/
+150
2015-03-23
staging: rtl8723au: update_txdesc(): bagg_pkt is always false
Jes Sorensen
1
-3
/
+3
2015-03-23
staging: rtl8723au: Fix trailing whitespace
Jes Sorensen
1
-1
/
+1
2015-03-16
Staging: rtl8723au: Remove parentheses around right side an assignment
Haneen Mohammed
6
-15
/
+15
2015-03-09
drivers: staging: rtl8723au: hal: Removed unnecessary parentheses
Tina Johnson
1
-1
/
+1
2015-03-06
staging: rtl8723au: Eliminate ODM_SetBBReg()
Jes Sorensen
2
-25
/
+20
2015-03-06
staging: rtl8723au: odm.c: Further reduce the use of ODM_SetBBReg()
Jes Sorensen
1
-49
/
+119
2015-03-06
staging: rtl8723au: Eliminate ODM_GetBBReg()
Jes Sorensen
2
-22
/
+17
2015-03-06
staging: rtl8723au: Get rid of ODM_Read4Byte()
Jes Sorensen
2
-12
/
+4
2015-03-06
staging: rtl8723au: Remove various ODM_* register access wrappers
Jes Sorensen
1
-53
/
+0
2015-03-06
staging: rtl8723au: Eliminate ODM_Write1Byte()
Jes Sorensen
3
-16
/
+5
2015-03-06
staging: rtl8723au: odm_ConfigBB_PHY_8723A() always issues 32 bit writes
Jes Sorensen
2
-33
/
+30
2015-03-06
staging: rtl8723au: odm_ConfigBB_AGC_8723A() always does 32 bit writes
Jes Sorensen
2
-13
/
+6
2015-03-06
staging: rtl8723au: odm.c: Use rtl8723au_{read, write}32() for 32 bit register access
Jes Sorensen
1
-19
/
+16
2015-03-06
staging: rtl8723au: usb_halinit.c: Use rtl8723au_{read,write}32()
Jes Sorensen
1
-22
/
+21
2015-03-06
staging: rtl8723au: rtl8723a_phycfg.c: Use proper register read/write functions
Jes Sorensen
1
-12
/
+9
2015-03-06
staging: rtl8723au: writeOFDMPowerReg() use rtl8723au_write32()
Jes Sorensen
1
-1
/
+1
2015-03-06
staging: rtl8723au: Clean up PHY_{Query,Set}BBReg() 32 bit read/writes
Jes Sorensen
1
-93
/
+116
2015-03-06
staging: rtl8723au: Reduce the usage of ODM_[GS]et_BBReg()
Jes Sorensen
1
-43
/
+46
2015-03-06
staging: rtl8723au: Remove pointless wrappers around odm_TXPowerTrackingInit()
Jes Sorensen
1
-10
/
+3
2015-03-06
staging: rtl8723au: Remove a number of unused entries from struct dm_odm_t
Jes Sorensen
1
-9
/
+0
2015-03-06
staging: rtl8723au: remove extra parentheses around right bit shift operations
Aya Mahfouz
2
-6
/
+6
2015-03-06
staging: rtl8723au: odm.c: Break some lines down to 80 characters
Jes Sorensen
1
-67
/
+117
2015-03-06
staging: rtl8723au: ODM_Write_DIG23A(): Cosmetic cleanups
Jes Sorensen
1
-7
/
+8
2015-03-06
staging: rtl8723au: Clean up odm_RefreshRateAdaptiveMask()
Jes Sorensen
1
-12
/
+15
2015-03-06
staging: rtl8723au: Clean up FindMinimumRSSI()
Jes Sorensen
1
-6
/
+4
2015-03-06
staging: rtl8723au: Clean up odm_RSSIMonitorCheck()
Jes Sorensen
1
-20
/
+21
2015-03-06
staging: rtl8723au: ODM_TXPowerTrackingCheck23a(): Remove no-op function
Jes Sorensen
1
-20
/
+0
2015-03-06
staging: rtl8723au: Remove write only bIsCurRDLState
Jes Sorensen
1
-1
/
+0
2015-03-06
staging: rtl8723au: Remove unused Funai TV hack
Jes Sorensen
2
-9
/
+0
2015-03-06
staging: rtl8723au: Remove write-only variable ControlChannel
Jes Sorensen
1
-9
/
+0
2015-03-06
staging: rtl8723au: SupportInterface is always set to USB
Jes Sorensen
6
-33
/
+22
2015-03-06
staging: rtl8723au: Remove no-op ODM_CMNINFO_PLATFORM
Jes Sorensen
2
-3
/
+0
2015-03-06
staging: rtl8723au: odm_dtc(): Remove no-op function
Jes Sorensen
1
-7
/
+0
2015-03-06
staging: rtl8723au: Make odm_PHY_SaveAFERegisters() readable
Jes Sorensen
1
-7
/
+2
2015-03-06
staging: rtl8723au: ODM_RF_CALIBRATION is never set
Jes Sorensen
1
-1
/
+1
2015-03-06
staging: rtl8723au: ODM_RF_TX_PWR_TRACK is always set
Jes Sorensen
2
-12
/
+2
2015-03-06
staging: rtl8723au: ODM_BB_PWR_SAVE is unused
Jes Sorensen
1
-2
/
+1
2015-03-06
staging: rtl8723au: ODM_BB_CCK_PD is always set
Jes Sorensen
2
-5
/
+1
2015-03-06
staging: rtl8723au: ODM_BB_RSSI_MONITOR is always set
Jes Sorensen
2
-18
/
+2
2015-03-06
staging: rtl8723au: ODM_BB_FA_CNT is always set
Jes Sorensen
2
-12
/
+2
2015-03-06
staging: rtl8723au: ODM_BB_DYNAMIC_TXPWR isn't used for anything
Jes Sorensen
1
-2
/
+1
2015-03-06
staging: rtl8723au: ODM_BB_DIG is always set
Jes Sorensen
2
-5
/
+3
2015-03-06
staging: rtl8723au: ODM_BB_RA_MASK is always set
Jes Sorensen
2
-16
/
+2
2015-03-06
staging: rtl8723au: ODM_MAC_EDCA_TURBO is always set
Jes Sorensen
2
-4
/
+0
2015-03-06
staging: rtl8723au: Avoid zero initializing variables unnecessarily
Jes Sorensen
1
-2
/
+2
2015-03-06
staging: rtl8723au: Variable bbtchange is always false
Jes Sorensen
1
-2
/
+1
2015-03-06
staging: rtl8723au: rtl8723a_hal_init.c: remove unnecessary braces
Daniele Alessandrelli
1
-26
/
+14
2015-03-06
staging: rtl8723au: MAX_AGGR_NUM is not used
Jes Sorensen
1
-1
/
+0
[next]