aboutsummaryrefslogtreecommitdiffstats
path: root/drivers
AgeCommit message (Expand)AuthorFilesLines
2015-01-28drm/bridge: ptn3460: support drm_panelAjay Kumar2-0/+43
2015-01-28drm/exynos: dp: support drm_bridgeAjay Kumar2-6/+32
2015-01-28drm/bridge: ptn3460: Convert to I2C driver modelAjay Kumar3-67/+91
2015-01-28drm/bridge: make bridge registration independent of drm flowAjay Kumar9-106/+112
2015-01-28drm/bridge: do not pass drm_bridge_funcs to drm_bridge_initAjay Kumar5-8/+9
2015-01-28drm/bridge: ptn3460: Few trivial cleanupsAjay Kumar1-47/+48
2015-01-28drm/panel: simple: Add AVIC TM070DDH03 panel supportPhilipp Zabel1-0/+31
2015-01-28drm/panel: sharp: lq101r1sx01: Remove unneeded includeThierry Reding1-2/+0
2015-01-28drm/panel: sharp: lq101r1sx01: Respect power timingsThierry Reding1-9/+9
2015-01-28drm/panel: sharp: lq101r1sx01: Add delay after display onThierry Reding1-0/+13
2015-01-28drm/panel: simple: Add support for Giantplus GPG482739QS5Philipp Zabel1-0/+26
2015-01-28drm/mipi-dsi: Avoid potential NULL pointer dereferenceThierry Reding1-3/+3
2015-01-28Merge tag 'topic/atomic-core-2015-01-27' of git://anongit.freedesktop.org/drm-intel into drm-nextDave Airlie4-19/+273
2015-01-28Merge tag 'drm/tegra/for-3.20-rc1' of git://anongit.freedesktop.org/tegra/linux into drm-nextDave Airlie17-1629/+1954
2015-01-27drm/tegra: Use correct relocation target offsetsDavid Ung1-1/+1
2015-01-27drm/tegra: Add minimal power managementThierry Reding1-0/+25
2015-01-27drm/tegra: dc: Unify enabling the display controllerThierry Reding5-52/+16
2015-01-27drm/tegra: Track tiling and format in plane stateThierry Reding2-30/+101
2015-01-27drm/tegra: Track active planes in CRTC stateThierry Reding1-28/+44
2015-01-27drm/tegra: Remove unused ->mode_fixup() callbacksThierry Reding4-179/+0
2015-01-27drm/tegra: Atomic conversion, phase 3, step 3Thierry Reding3-119/+100
2015-01-27drm/tegra: Atomic conversion, phase 3, step 2Thierry Reding1-1/+1
2015-01-27drm/tegra: dc: Use atomic clock state in modesetThierry Reding1-0/+37
2015-01-27drm/tegra: sor: Implement ->atomic_check()Thierry Reding1-0/+22
2015-01-27drm/tegra: hdmi: Implement ->atomic_check()Thierry Reding1-0/+22
2015-01-27drm/tegra: dsi: Implement ->atomic_check()Thierry Reding1-73/+196
2015-01-27drm/tegra: rgb: Implement ->atomic_check()Thierry Reding1-0/+42
2015-01-27drm/tegra: dc: Store clock setup in atomic stateThierry Reding2-3/+72
2015-01-27drm/tegra: Atomic conversion, phase 3, step 1Thierry Reding2-6/+10
2015-01-27drm/tegra: Atomic conversion, phase 2Thierry Reding6-0/+22
2015-01-27drm/tegra: Atomic conversion, phase 1Thierry Reding7-185/+223
2015-01-27drm/tegra: dc: Do not needlessly deassert resetThierry Reding1-4/+0
2015-01-27drm/tegra: Output cleanup functions cannot failThierry Reding6-32/+13
2015-01-27drm/tegra: Remove remnants of the output midlayerThierry Reding7-212/+32
2015-01-27drm/tegra: debugfs cleanup cannot failThierry Reding3-27/+9
2015-01-27drm/tegra: sor: DemidlayerThierry Reding3-368/+410
2015-01-27drm/tegra: dsi: DemidlayerThierry Reding3-169/+195
2015-01-27drm/tegra: hdmi: DemidlayerThierry Reding3-139/+147
2015-01-27drm/tegra: rgb: DemidlayerThierry Reding4-111/+160
2015-01-27drm/tegra: Add tegra_dc_setup_clock() helperThierry Reding2-0/+22
2015-01-27drm/tegra: output: Make ->setup_clock() optionalThierry Reding2-11/+9
2015-01-27drm/tegra: Convert output midlayer to helpersThierry Reding2-12/+21
2015-01-27drm/tegra: dc: No longer disable planes at CRTC disableThierry Reding1-14/+0
2015-01-27drm/tegra: Move tegra_drm_mode_funcs to the coreThierry Reding3-21/+23
2015-01-27drm/tegra: dc: Wait for idle when disabledThierry Reding1-5/+65
2015-01-27drm/tegra: Stop CRTC at CRTC disable timeThierry Reding5-16/+6
2015-01-27drm/tegra: Use tegra_commit_dc() in output driversThierry Reding6-18/+11
2015-01-27drm/atomic: Add ->atomic_check() to encoder helpersThierry Reding1-7/+16
2015-01-27drm/plane: Add optional ->atomic_disable() callbackThierry Reding2-2/+17
2015-01-27drm/plane: Make ->atomic_update() mandatoryThierry Reding1-1/+1
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.