aboutsummaryrefslogtreecommitdiffstats
path: root/drivers (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-12-08drm/i915: Skip remap_io_mapping() for non-x86 platformsSiva Mullati4-20/+52
2021-12-08drm/i915/rpl-s: Enable guc submission by defaultAnusha Srivatsa1-1/+1
2021-12-08drm/i915/rpl-s: Add PCH Support for Raptor Lake SAnusha Srivatsa2-0/+2
2021-12-08drm/i915/rpl-s: Add PCI IDS for Raptor Lake SAnusha Srivatsa4-0/+13
2021-12-07drm/i915: Allow cdclk squasher to be reconfigured liveVille Syrjälä1-3/+37
2021-12-07drm/i915/display/dg2: Read CD clock from squasher tableMika Kahola1-1/+16
2021-12-07drm/i915/display/dg2: Set CD clock squashing registersMika Kahola2-1/+48
2021-12-07drm/i915/display/dg2: Sanitize CD clockMika Kahola1-3/+12
2021-12-07drm/i915/display/dg2: Introduce CD clock squashing tableMika Kahola2-6/+14
2021-12-07drm/i915/ddi: add use_edp_hobl() and use_edp_low_vswing() helpersJani Nikula1-58/+36
2021-12-07drm/i915/snps: use div32 version of MPLLB word clock for UHBRJani Nikula2-0/+3
2021-12-07drm/i915/xelpd: Add Pipe Color Lut caps to platform configUma Shankar1-1/+4
2021-12-07drm/i915/xelpd: Enable Pipe DegammaUma Shankar1-3/+11
2021-12-07drm/i915/xelpd: Enable Pipe color support for D13 platformUma Shankar1-0/+9
2021-12-06drm/i915/dmc: Change max DMC FW size on ADL-PMadhumitha Tolakanahalli Pradeep1-1/+3
2021-12-03drm/i915/adlp: Remove require_force_probe protectionClint Taylor1-1/+0
2021-12-03drm/i915/adl_p: Add ddc pin mappingTejas Upadhyay2-2/+19
2021-12-03drm/i915: Get rid of the "sizes are 0 based" stuffVille Syrjälä2-26/+6
2021-12-03drm/i915/fbc: Pimp the FBC debugfs outputVille Syrjälä1-0/+18
2021-12-03drm/i915/fbc: No FBC+double wide pipeVille Syrjälä1-0/+5
2021-12-03drm/i915/fbc: s/parms/fbc_state/Ville Syrjälä1-70/+68
2021-12-03drm/i915/fbc: Move plane pointer into intel_fbc_stateVille Syrjälä1-28/+26
2021-12-03drm/i915/fbc: Nuke state_cacheVille Syrjälä1-107/+62
2021-12-03drm/i915/fbc: Disable FBC fully on FIFO underrunVille Syrjälä1-21/+8
2021-12-03drm/i915/fbc: Move stuff from intel_fbc_can_enable() into intel_fbc_check_plane()Ville Syrjälä1-12/+10
2021-12-03drm/i915/fbc: Allocate intel_fbc dynamicallyVille Syrjälä4-98/+113
2021-12-03drm/i915/fbc: Introduce intel_fbc_add_plane()Ville Syrjälä4-8/+33
2021-12-03drm/i915/fbc: Move FBC debugfs stuff into intel_fbc.cVille Syrjälä3-82/+82
2021-12-03drm/i915/fbc: Pass i915 instead of FBC instance to FBC underrun stuffVille Syrjälä4-18/+16
2021-12-03drm/i915/fbc: Flatten __intel_fbc_pre_update()Ville Syrjälä1-21/+21
2021-12-03drm/i915/fbc: Track FBC usage per-planeVille Syrjälä3-119/+121
2021-12-03drm/i915/fbc: Pass around FBC instance instead of crtcVille Syrjälä1-17/+12
2021-12-03drm/i915/fbc: Reuse the same struct for the cache and paramsVille Syrjälä2-58/+40
2021-12-03drm/i915/fbc: Nuke more FBC stateVille Syrjälä2-85/+67
2021-12-03drm/i915/fbc: Relocate intel_fbc_override_cfb_stride()Ville Syrjälä1-21/+21
2021-12-03drm/i915/fbc: Nuke lots of crap from intel_fbc_state_cacheVille Syrjälä5-207/+166
2021-12-03drm/i915/fbc: Pass whole plane state to intel_fbc_min_limit()Ville Syrjälä1-3/+4
2021-12-03drm/i915/fbc: Eliminate racy intel_fbc_is_active() usageVille Syrjälä1-7/+2
2021-12-03drm/i915: Rename PLANE_CUS_CTL Y plane bitsVille Syrjälä2-8/+8
2021-12-03drm/i915: Rename plane YUV order bitsVille Syrjälä3-12/+12
2021-12-03drm/i915: Get rid of the 64bit PLANE_CC_VAL mmioVille Syrjälä2-10/+13
2021-12-03drm/i915/display: stop including i915_drv.h from intel_display_types.hJani Nikula8-9/+22
2021-12-03drm/i915/display: convert dp_to_i915() to a macroJani Nikula1-5/+1
2021-12-03drm/i915: move enum hpd_pin to intel_display.hJani Nikula2-24/+24
2021-12-03drm/i915: split out intel_pm_types.hJani Nikula3-63/+78
2021-12-03drm/i915/fb: move intel_fb_uses_dpt to intel_fb.c and un-inlineJani Nikula3-10/+12
2021-12-03drm/i915/crtc: un-inline some crtc functions and move to intel_crtc.[ch]Jani Nikula3-44/+52
2021-12-03drm/i915/selftest: Disable IRQ for timestamp calculationAnshuman Gupta1-2/+2
2021-12-02drm/i915/dg2: extend Wa_1409120013 to DG2Matt Atwood1-2/+2
2021-12-02drm/i915/dg2: Add Wa_14010547955Matt Roper2-2/+7
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.