aboutsummaryrefslogtreecommitdiffstats
path: root/drivers (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-10-30drm/i915: Don't enable hpd detection logic from irq_postinstall()Ville Syrjälä1-37/+3
2020-10-30drm/i915: Split gen11_hpd_detection_setup() into tc vs. tbt variantsVille Syrjälä1-3/+10
2020-10-30drm/i915: Relocate intel_hpd_{enabled,hotplug}_irqs()Ville Syrjälä1-25/+25
2020-10-30drm/i915: s/tc_port/hpd_pin/ in icp+ TC hotplug bitsVille Syrjälä2-35/+35
2020-10-30drm/i915: s/tc_port/hpd_pin/ in GEN11_{TC,TBT}_HOTPLUG()Ville Syrjälä2-42/+43
2020-10-30drm/i915: s/port/hpd_pin/ for icp+ ddi hpd bitsVille Syrjälä2-36/+36
2020-10-30drm/i915: Introduce GEN8_DE_PORT_HOTPLUG()Ville Syrjälä3-21/+21
2020-10-30drm/i915: Parametrize BXT_DE_PORT_HP_DDI with hpd_pinVille Syrjälä3-18/+19
2020-10-30drm/i915: Use AUX_CH_USBCn for the RKL VBT AUX CH setupVille Syrjälä1-2/+6
2020-10-30drm/i915: Pimp AUX CH namesVille Syrjälä1-3/+10
2020-10-30drm/i915: Introduce AUX_CH_USBCnVille Syrjälä2-3/+58
2020-10-30drm/i915: Give DDI encoders even better namesVille Syrjälä1-2/+25
2020-10-30drm/i915: Add PORT_TCn aliases to enum portVille Syrjälä4-26/+32
2020-10-30drm/i915: s/PORT_TC/TC_PORT_/Ville Syrjälä5-79/+79
2020-10-29drm/i915: Use _MMIO_PIPE3() for ilk+ WM0_PIPE registersVille Syrjälä3-16/+12
2020-10-29drm/i915: Remove unused variable retZou Wei1-2/+1
2020-10-28drm/i915: Fix encoder lookup during PSR atomic checkImre Deak1-1/+1
2020-10-28drm/i915/display: remove debug message from error pathLucas De Marchi1-5/+1
2020-10-28drm/i915: Guard debugfs against invalid access without displayLucas De Marchi1-1/+2
2020-10-23drm/i915/dg1: invert HPD pinsClinton A Taylor2-0/+13
2020-10-23drm/i915/dg1: add hpd interrupt handlingLucas De Marchi3-7/+51
2020-10-23drm/i915/tgl/psr: Fix glitches when doing frontbuffer modificationsJosé Roberto de Souza1-1/+15
2020-10-22drm/i915: Reset the interrupt mask on disabling interruptsChris Wilson1-5/+7
2020-10-21drm/i915/display: Unkerneldoc cnl_program_nearest_filter_coefsChris Wilson1-1/+1
2020-10-21drm/i915: Reject 90/270 degree rotated initial fbsVille Syrjälä1-0/+4
2020-10-21drm/i915: Clean up the irq enable/disable for ilk rpsVille Syrjälä2-17/+14
2020-10-21drm/i915: Do gen5_gt_irq_postinstall() before enabling the master interruptVille Syrjälä1-2/+2
2020-10-21drm/i915: Fix potential overflows in ilk ips calculationsVille Syrjälä1-5/+5
2020-10-21drm/i915: Read actual GPU frequency from MEMSTAT_ILK on ILKVille Syrjälä1-6/+25
2020-10-21drm/i915: Restore ILK-M RPS supportVille Syrjälä1-0/+1
2020-10-21drm/i915: Enable scaling filter for plane and CRTCPankaj Bharadiya4-4/+32
2020-10-21drm/i915/display: Add Nearest-neighbor based integer scaling supportPankaj Bharadiya2-0/+103
2020-10-21drm/i915: Introduce scaling filter related registers and bit fieldsPankaj Bharadiya1-0/+22
2020-10-21drm: Introduce plane and CRTC scaling filter propertiesPankaj Bharadiya5-0/+137
2020-10-20drm/i915/display: Rename pipe_timings to transcoder_timingsManasi Navare1-11/+11
2020-10-20drm/i915: Sort the mess around ICP TC hotplugs regsVille Syrjälä1-107/+106
2020-10-20drm/i915: Refactor .hpd_irq_setup() calls a bitVille Syrjälä1-10/+12
2020-10-20drm/i915: Reorder hpd init vs. display resumeVille Syrjälä5-34/+46
2020-10-20drm/i915: s/intel_dp_sink_dpms/intel_dp_set_power/Ville Syrjälä4-17/+17
2020-10-20drm/i915: Move the lspcon resume from .reset() to intel_dp_sink_dpms()Ville Syrjälä1-3/+2
2020-10-20drm/i915: Drop runtime-pm assert from vgpu io accessorsChris Wilson1-1/+26
2020-10-20drm/i915: Force VT'd workarounds when running as a guest OSChris Wilson1-1/+5
2020-10-19drm/i915/display/fbc: Implement WA 22010751166José Roberto de Souza1-0/+7
2020-10-19drm/i915/display: Program DBUF_CTL tracker state serviceJosé Roberto de Souza2-5/+23
2020-10-16drm/i915: Inline intel_dp_ycbcr420_config()Ville Syrjälä1-24/+9
2020-10-16drm/i915: Nuke lspcon_ycbcr420_config()Ville Syrjälä3-21/+3
2020-10-16drm/i915: Nuke lspcon_downsamplingVille Syrjälä3-23/+12
2020-10-16drm/i915: Mark initial fb obj as WT on eLLC machines to avoid rcu lockup during fbdev initVille Syrjälä1-0/+8
2020-10-16drm/i915: Apply WAC6entrylatency to kbl/cflVille Syrjälä1-0/+8
2020-10-16drm/i915/rkl: Add new cdclk tableMatt Roper1-1/+31
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.