aboutsummaryrefslogtreecommitdiffstats
path: root/drivers
AgeCommit message (Expand)AuthorFilesLines
2022-05-10loop: add a SPDX headerChristoph Hellwig1-2/+2
2022-05-10loop: remove loop.hChristoph Hellwig2-74/+54
2022-05-10perf/marvell_cn10k: Fix tad_pmu_event_init() to check pmu type firstTanmay Jagdale1-3/+3
2022-05-10iommu/arm-smmu: Force identity domains for legacy bindingRobin Murphy1-0/+3
2022-05-10mmc: core: Support zeroout using TRIM for eMMCVincent Whitchurch2-4/+24
2022-05-10net: ethernet: Add driver for Sunplus SP7021Wells Lu17-0/+2042
2022-05-10dma-buf: call dma_buf_stats_setup after dmabuf is in valid listCharan Teja Reddy1-4/+4
2022-05-10cpufreq: mediatek: Fix potential deadlock problem in mtk_cpufreq_set_targetWan Jiabing1-2/+4
2022-05-10net: atlantic: always deep reset on pm op, fixing up my null deref regressionManuel Ullmann1-2/+2
2022-05-10fpga: dfl: Allow Port to be linked to FME's DFLMatthew Gerlach2-0/+10
2022-05-10fpga: dfl: check feature type before parse irq infoTianfei zhang1-16/+22
2022-05-10fpga: fpga-region: fix kernel-doc formatting issuesNava kishore Manne1-7/+9
2022-05-10fpga: Use tab instead of space indentationNava kishore Manne1-3/+3
2022-05-10fpga: fpga-mgr: fix kernel-doc warningsNava kishore Manne1-0/+4
2022-05-10fpga: fix for coding style issuesNava kishore Manne3-10/+11
2022-05-10tsnep: Add free running cycle counter supportGerhard Engleder3-7/+63
2022-05-10ptp: Speed up vclock lookupGerhard Engleder2-19/+48
2022-05-10ptp: Pass hwtstamp to ptp_convert_timestamp()Gerhard Engleder1-3/+2
2022-05-10ptp: Add cycles support for virtual clocksGerhard Engleder4-16/+49
2022-05-10eth: dpaa2-mac: remove a dead-code NULL check on fwnode parentJakub Kicinski1-3/+0
2022-05-09net/mlx5: Lag, add debugfs to query hardware lag stateMark Bloch4-4/+191
2022-05-09net/mlx5: Lag, use buckets in hash modeMark Bloch4-75/+181
2022-05-09net/mlx5: Lag, refactor dmesg printMark Bloch1-10/+12
2022-05-09net/mlx5: Support devices with more than 2 portsMark Bloch2-2/+4
2022-05-09net/mlx5: Lag, use actual number of lag portsMark Bloch3-149/+216
2022-05-09net/mlx5: Lag, use hash when in roce lag on 4 portsMark Bloch1-9/+36
2022-05-09net/mlx5: Lag, support single FDB only on 2 portsMark Bloch1-0/+4
2022-05-09net/mlx5: Lag, store number of ports inside lag objectMark Bloch2-0/+2
2022-05-09net/mlx5: Lag, filter non compatible devicesMark Bloch3-14/+47
2022-05-09net/mlx5: Lag, use lag lockMark Bloch4-65/+35
2022-05-09net/mlx5: Lag, move E-Switch prerequisite check into lag codeMark Bloch3-16/+9
2022-05-09net/mlx5: devcom only supports 2 portsMark Bloch2-7/+11
2022-05-09net/mlx5: Lag, expose number of lag portsMark Bloch5-2/+10
2022-05-09net/mlx5: Increase FW pre-init timeout for health recoveryGavin Li6-13/+20
2022-05-09net/mlx5: Add exit route when waiting for FWGavin Li1-1/+4
2022-05-10bus: mhi: host: Add support for Foxconn T99W373 and T99W368Slark Xiao1-0/+15
2022-05-10bus: mhi: host: pci_generic: add Telit FN990Daniele Palmas1-0/+41
2022-05-10bus: mhi: host: pci_generic: add Telit FN980 v1 hardware revisionDaniele Palmas1-0/+38
2022-05-10crypto: vmx - Fix build errorMasahiro Yamada1-1/+1
2022-05-10dma-buf: add the name field to the table headerYuanzheng Song1-2/+2
2022-05-09VFS: add FMODE_CAN_ODIRECT file flagNeilBrown1-2/+2
2022-05-09nfp: support Corigine PCIE vendor IDYu Xiao4-16/+50
2022-05-09nfp: vendor neutral strings for chip and Corigne in strings for driverYu Xiao3-5/+7
2022-05-09Merge branch '100GbE' of git://git.kernel.org/pub/scm/linux/kernel/git/tnguy/net-queueJakub Kicinski5-28/+78
2022-05-09Merge branch '100GbE' of git://git.kernel.org/pub/scm/linux/kernel/git/tnguy/next-queueJakub Kicinski2-5/+4
2022-05-09net: phy: Fix race condition on link status changeFrancesco Dolcini1-1/+6
2022-05-09hwmon: (ltq-cputemp) restrict it to SOC_XWAYRandy Dunlap1-1/+1
2022-05-09ptp: ocp: Use DIV64_U64_ROUND_UP for rounding.Jonathan Lemon1-1/+1
2022-05-09ethernet: tulip: fix missing pci_disable_device() on error in tulip_init_one()Yang Yingliang1-1/+4
2022-05-09ionic: fix missing pci_release_regions() on error in ionic_probe()Yang Yingliang1-1/+2