aboutsummaryrefslogtreecommitdiffstats
path: root/drivers
AgeCommit message (Expand)AuthorFilesLines
2021-07-23drm/amdgpu: init psp v11.0.8 function for cyan_skillfishLang Yu1-0/+7
2021-07-23drm/amdgpu: add psp v11.0.8 driver for cyan_skillfishLang Yu3-0/+239
2021-07-23drm/amdgpu: add mp 11.0.8 header for cyan_skillfishLang Yu1-0/+352
2021-07-23drm/amdgpu: add nbio support for cyan_skillfishTao Zhou1-1/+4
2021-07-23drm/amdgpu: add chip early init for cyan_skillfishTao Zhou1-0/+5
2021-07-23drm/amdkfd: enable cyan_skillfish KFDTao Zhou6-0/+25
2021-07-23drm/amdgpu: add gc v10 golden settings for cyan_skillfishTao Zhou1-0/+47
2021-07-23drm/amdgpu: add sdma v5 golden settings for cyan_skillfishTao Zhou1-0/+36
2021-07-23drm/amdgpu: add cyan_skillfish support in gfx v10Tao Zhou1-0/+14
2021-07-23drm/amdgpu: add cyan_skillfish support in gmc v10Tao Zhou1-0/+3
2021-07-23drm/amdgpu: load fw direclty for cyan_skillfishTao Zhou1-0/+2
2021-07-23drm/amdgpu: add sdma fw loading support for cyan_skillfishTao Zhou1-0/+12
2021-07-23drm/amdgpu: add cp/rlc fw loading support for cyan_skillfishTao Zhou1-0/+39
2021-07-23drm/amdgpu: set ip blocks for cyan_skillfishTao Zhou1-0/+9
2021-07-23drm/amdgpu: init family name for cyan_skillfishTao Zhou1-0/+1
2021-07-23drm/amdgpu: dynamic initialize ip offset for cyan_skillfishTao Zhou5-1/+770
2021-07-23drm/amdgpu: add cyan_skillfish asic typeTao Zhou2-0/+6
2021-07-23drm/amdgpu: adjust fw_name string length for tocLang Yu1-1/+1
2021-07-23drm/amdgpu: increase size for sdma fw name stringTao Zhou1-1/+1
2021-07-23drm/amdgpu: add yellow carp pci id (v2)Aaron Liu1-0/+4
2021-07-23drm/amdgpu: update yellow carp external rev_id handlingAaron Liu1-1/+4
2021-07-23drm/amdgpu/acp: Make PM domain really workKai-Heng Feng1-28/+26
2021-07-23drm/amd/amdgpu: add consistent PSP FW loading size checkingCandice Li11-86/+95
2021-07-23drm/amd/amdgpu: consider kernel job always not guiltyJingwen Chen1-3/+3
2021-07-23drm/amdkfd: Update SMI throttle event bitmaskGraham Sider6-11/+15
2021-07-23drm/amdgpu: Fix documentaion for dm_dmub_outbox1_low_irqAnson Jacob1-1/+1
2021-07-23drm/amd/amdgpu: Add a new line to debugfs phy_settings outputAnson Jacob1-1/+1
2021-07-23drm/amd/amdgpu: Update debugfs link_settings output link_rate field in hexAnson Jacob1-8/+8
2021-07-23drm/amdkfd: Fix a concurrency issue during kfd recoveryOak Zeng4-11/+14
2021-07-23drm/amdkfd: Set priv_queue to NULL after it is freedOak Zeng1-0/+1
2021-07-23drm/amdkfd: Renaming dqm->packets to dqm->packet_mgrOak Zeng4-16/+16
2021-07-23drm/amdgpu: Change a few function namesOak Zeng1-8/+8
2021-07-23drm/amdgpu: Fix a printing messageOak Zeng4-4/+4
2021-07-23drm/amdgpu: Add error message when programing registers failsRoy Sun1-4/+22
2021-07-23drm/amdgpu: Change the imprecise function nameRoy Sun5-13/+13
2021-07-23drm/amdgpu - Corrected the video codecs array name for yellow carpVeerabadhran Gopalakrishnan1-2/+2
2021-07-23drm/amdkfd: report pcie bandwidth to the kfdJonathan Kim3-0/+64
2021-07-23drm/amdkfd: report xgmi bandwidth between direct peers to the kfdJonathan Kim5-0/+51
2021-07-23drm/amdgpu: add psp command to get num xgmi links between direct peersJonathan Kim3-1/+37
2021-07-23drm/amdgpu: Fix documentaion for amdgpu_bo_add_to_shadow_listAnson Jacob1-1/+1
2021-07-23drm/amd/pm: Support board calibration on aldebaranLijo Lazar3-12/+40
2021-07-23drm/amd/display: change zstate allow msg conditionEric Yang3-25/+45
2021-07-23drm/amd/display: 3.2.145Aric Cyr1-1/+1
2021-07-23drm/amd/display: [FW Promotion] Release 0.0.75Anthony Koo1-23/+13
2021-07-23drm/amd/display: Refine condition for cursor visibilityKrunoslav Kovac2-3/+23
2021-07-23drm/amd/display: Populate dtbclk entries for dcn3.02/3.03Bindu Ramamurthy2-2/+10
2021-07-23drm/amd/display: add workaround for riommu invalidation request hangEric Yang3-0/+29
2021-07-23drm/amd/display: Line Buffer changesNevenko Stupar4-19/+10
2021-07-23drm/amd/display: Remove MALL function from DCN3.1Mikita Lipski1-1/+0
2021-07-23drm/amd/display: DCN2X Prefer ODM over bottom pipe to find second pipesunglee1-4/+4
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.