aboutsummaryrefslogtreecommitdiffstats
path: root/drivers
AgeCommit message (Expand)AuthorFilesLines
2021-07-01drm/panfrost: Do the exception -> string translation using a tableBoris Brezillon2-46/+151
2021-07-01drm/panfrost: Drop the pfdev argument passed to panfrost_exception_name()Boris Brezillon5-5/+5
2021-07-01drm/panfrost: Get rid of the unused JS_STATUS_EVENT_ACTIVE definitionBoris Brezillon1-3/+0
2021-07-01drm/panfrost: Make ->run_job() return an ERR_PTR() when appropriateBoris Brezillon1-1/+1
2021-07-01drm/sched: Allow using a dedicated workqueue for the timeout/fault tdrBoris Brezillon6-14/+21
2021-07-01drm/amdgpu: show explicit name instead of id in psp_cmd_submit_bufLang Yu1-4/+4
2021-07-01drm/amdgpu: add function to show psp_gfx_cmd name via idLang Yu1-0/+38
2021-07-01drm/amdgpu: add function to show ucode name via idLang Yu2-0/+80
2021-07-01drm/amdgpu: add license to umc_8_7_0_sh_mask.hAlex Deucher1-0/+21
2021-07-01drm/amdgpu: rectify line endings in umc v8_7_0 IP headersLukas Bulwahn1-79/+79
2021-07-01drm/amd/pm: Simplify managed I2C transfer of AldebaranLuben Tuikov1-172/+52
2021-07-01drm/amdgpu: Correctly disable the I2C IP blockLuben Tuikov1-18/+62
2021-07-01drm/amdgpu: Use a single loopLuben Tuikov1-35/+31
2021-07-01drm/amdgpu: Fix koops when accessing RAS EEPROMLuben Tuikov1-4/+12
2021-07-01drm/amdgpu: fix 64 bit divide in eeprom codeAlex Deucher1-5/+9
2021-07-01drm/amdgpu: RAS EEPROM table is now in debugfsLuben Tuikov4-12/+252
2021-07-01drm/amdgpu: Optimize EEPROM RAS table I/OLuben Tuikov5-306/+619
2021-07-01drm/amdgpu: Get rid of test functionLuben Tuikov2-35/+0
2021-07-01drm/amdgpu: Some renamesLuben Tuikov4-30/+43
2021-07-01drm/amdgpu: Nerf buffLuben Tuikov1-49/+49
2021-07-01drm/amdgpu: Use explicit cardinality for clarityLuben Tuikov4-39/+30
2021-07-01drm/amdgpu: Simplify RAS EEPROM checksum calculationsLuben Tuikov2-50/+50
2021-07-01drm/amdgpu: Fix amdgpu_ras_eeprom_init()Luben Tuikov1-1/+1
2021-07-01drm/amdgpu: Return result fix in RASLuben Tuikov4-14/+16
2021-07-01drm/amdgpu: Fix width of I2C addressLuben Tuikov1-8/+11
2021-07-01drm/amd/pm: Simplify managed I2C transfer functionsLuben Tuikov3-137/+95
2021-07-01drm/amd/pm: Extend the I2C quirk tableLuben Tuikov3-3/+12
2021-07-01drm/amdgpu: EEPROM: add explicit read and writeLuben Tuikov3-8/+23
2021-07-01drm/amdgpu: RAS xfer to read/writeLuben Tuikov3-13/+28
2021-07-01drm/amdgpu: Rename misspelled functionLuben Tuikov3-15/+13
2021-07-01drm/amdgpu: RAS: EEPROM --> RASLuben Tuikov1-53/+50
2021-07-01drm/amdgpu: I2C class is HWMONLuben Tuikov4-4/+4
2021-07-01drm/amdgpu: Fix wrap-around bugs in RASLuben Tuikov1-10/+10
2021-07-01drm/amdgpu: RAS and FRU now use 19-bit I2C addressLuben Tuikov3-64/+39
2021-07-01drm/amdgpu: I2C EEPROM full memory addressingLuben Tuikov2-20/+72
2021-07-01drm/amdgpu: EEPROM respects I2C quirksLuben Tuikov1-16/+64
2021-07-01drm/amdgpu: Fixes to the AMDGPU EEPROM driverLuben Tuikov1-28/+68
2021-07-01drm/amdgpu: Fix Vega20 I2C to be agnostic (v2)Luben Tuikov2-40/+69
2021-07-01drm/amdgpu/pm: ADD I2C quirk adapter tableAndrey Grodzovsky3-0/+19
2021-07-01drm/amd/pm: SMU I2C: Return number of messages processedAndrey Grodzovsky3-54/+75
2021-07-01drm/amdgpu: Send STOP for the last byte of msg onlyAndrey Grodzovsky3-6/+6
2021-07-01drm/amdgpu: Drop i > 0 restriction for issuing RESTARTAndrey Grodzovsky3-3/+3
2021-07-01dmr/amdgpu: Add RESTART handling also to smu_v11_0_i2c (VG20)Andrey Grodzovsky1-10/+12
2021-07-01drm/amdgpu: Remember to wait 10ms for write buffer flush v2Andrey Grodzovsky1-0/+15
2021-07-01drm/amdgpu: only set restart on first cmd of the smu i2c transactionAlex Deucher3-3/+3
2021-07-01drm/amdgpu: rework smu11 i2c for generic operationAaron Rice1-38/+9
2021-07-01drm/amdgpu: add I2C_CLASS_HWMON to SMU i2c busesAlex Deucher4-4/+4
2021-07-01drm/amdgpu: i2c subsystem uses 7 bit addressesAlex Deucher2-6/+6
2021-07-01drm/amdgpu/ras: switch fru eeprom handling to use generic helper (v2)Alex Deucher1-16/+6
2021-07-01drm/amdgpu/ras: switch ras eeprom handling to use generic helperAlex Deucher1-58/+28
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.