aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-mips (follow)
AgeCommit message (Expand)AuthorFilesLines
2007-10-17Remove dma_cache_(wback|inv|wback_inv) functionsRalf Baechle1-0/+2
2007-10-17remove include/asm-*/ipc.hAdrian Bunk1-1/+0
2007-10-17cleanup floppy.hJan Beulich1-2/+0
2007-10-17remove strict ansi check from __u64 in asm/types.hOlaf Hering1-3/+3
2007-10-17kill DECLARE_MUTEX_LOCKEDChristoph Hellwig1-1/+0
2007-10-16Merge branch 'upstream' of git://ftp.linux-mips.org/pub/scm/upstream-linusLinus Torvalds5-93/+129
2007-10-16[MIPS] Alchemy: Get rid of au1xxx_irq_map_t.Ralf Baechle1-3/+3
2007-10-16[MIPS] Alchemy: Get rid of au_ffz().Ralf Baechle1-7/+0
2007-10-16[MIPS] Alchemy: Get rid of au_ffs().Ralf Baechle1-10/+0
2007-10-16[MIPS] Lasat: Fix build by conversion to irq_cpu.c.Ralf Baechle1-1/+4
2007-10-16[MIPS] Lasat: Add #ifndef ... #endif include warpper to lasatint.h.Ralf Baechle1-0/+4
2007-10-16[MIPS] IP22: Fix warning.Ralf Baechle1-2/+2
2007-10-16[MIPS] MSP71XX: Add workarounds file.Ralf Baechle1-0/+28
2007-10-16[MIPS] IP32: Fix build by conversion to irq_cpu.c.Ralf Baechle1-70/+88
2007-10-16move a few definitions to au1000_xxs1500.cYoichi Yuasa1-35/+0
2007-10-15add new prom.h for AU1x00Yoichi Yuasa1-0/+13
2007-10-13[MIPS] CFE: Add missing parenthesis.Ralf Baechle1-1/+1
2007-10-11[MIPS] R1: Fix hazard barriers to make kernels work on R2 also.Ralf Baechle1-1/+53
2007-10-11[MIPS] Kill num_online_cpus() loops.Ralf Baechle1-2/+2
2007-10-11[MIPS] SMP: Implement smp_call_function_mask().Ralf Baechle1-0/+9
2007-10-11[MIPS] Make facility to convert CPU types to strings generally available.Ralf Baechle1-0/+3
2007-10-11[MIPS] Convert list of CPU types from #define to enum.Ralf Baechle1-70/+49
2007-10-11[MIPS] Optimize get_unaligned / put_unaligned implementations.Ralf Baechle1-6/+21
2007-10-11[MIPS] checkfiles: Fix "need space after that ','" errors.Ralf Baechle67-1726/+1726
2007-10-11[MIPS] Fix "no space between function name and open parenthesis" warnings.Ralf Baechle26-467/+467
2007-10-11[MIPS] Allow hardwiring of the CPU type to a single type for optimization.Ralf Baechle1-1/+4
2007-10-11[MIPS] Cobalt: Move reset port definition to arch/mips/cobalt/reset.cYoichi Yuasa1-7/+0
2007-10-11[MIPS] Cobalt: Move UART base definition to arch/mips/cobalt/console.cYoichi Yuasa1-2/+0
2007-10-11[MIPS] Cobalt: Move PCI definitions to arch/mips/pci/fixup-cobalt.c.Yoichi Yuasa1-24/+2
2007-10-11[MIPS] Optimize __alloc_zeroed_user_highpage implementation.Ralf Baechle1-1/+1
2007-10-11[MIPS] i8253 PIT clocksource and clockevent driversRalf Baechle1-0/+30
2007-10-11[MIPS] Implement clockevents for R4000-style cp0 count/compare interruptRalf Baechle3-6/+8
2007-10-11[MIPS] Consolidate all variants of MIPS cp0 timer interrupt handlers.Ralf Baechle1-8/+8
2007-10-11[MIPS] Switch from to_tm to rtc_time_to_tmRalf Baechle1-7/+0
2007-10-11[MIPS] Deforest the function pointer jungle in the time code.Ralf Baechle2-10/+4
2007-10-11[MIPS] ARC: Get rid of mips_machgroupRalf Baechle1-27/+3
2007-10-11[MIPS] Split up war.hRalf Baechle24-97/+625
2007-10-11[MIPS] Add gpio support to the BCM47XX platformAurelien Jarno1-0/+59
2007-10-11[MIPS] Move ARC code into arch/mips/fw/arcAurelien Jarno4-4/+4
2007-10-11[MIPS] Move CFE code into arch/mips/fw/cfeAurelien Jarno2-0/+270
2007-10-11[MIPS] Remove IP27 specific structures from struct cpuinfo_mipsRalf Baechle3-21/+21
2007-10-11[MIPS] Sibyte: Replace SB1 cachecode with standard R4000 class cache code.Ralf Baechle4-22/+19
2007-10-11[MIPS] Add GT641xx IRQ routines.Yoichi Yuasa3-26/+118
2007-10-11[MIPS] GT64120: Remove unused definitionsYoichi Yuasa2-10/+0
2007-10-11[MIPS] i8295 cleanups.Yoichi Yuasa2-10/+2
2007-10-11[MIPS] Define known MIPS ISA overrides for Sibyte and Excite boards.Thiemo Seufer2-1/+11
2007-10-11[MIPS] floppy: Rewrite fd_cacheflush() to use dma_cache_sync().Ralf Baechle1-1/+3
2007-10-11[MIPS] PCI: Always enable CONFIG_PCI_DOMAINSRalf Baechle1-4/+0
2007-10-11[MIPS] tx4927: Cleanup unused macros and non-standard IO accessors.Atsushi Nemoto3-4622/+2
2007-10-11[MIPS] Add support for BCM47XX CPUs.Aurelien Jarno3-2/+43
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.