aboutsummaryrefslogtreecommitdiffstats
path: root/tools/power/x86/intel-speed-select/isst-core.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-11-21tools/power/x86/intel-speed-select: Display TRL buckets for just base config levelSrinivas Pandruvada1-0/+1
2019-11-21tools/power/x86/intel-speed-select: Ignore missing config levelSrinivas Pandruvada1-4/+4
2019-11-07tools/power/x86/intel-speed-select: Use core count for base-freq maskSrinivas Pandruvada1-2/+5
2019-11-07tools/power/x86/intel-speed-select: Support platform with limited Intel(R) Speed SelectSrinivas Pandruvada1-17/+57
2019-11-07tools/power/x86/intel-speed-select: Extend command set for perf-profileSrinivas Pandruvada1-0/+67
2019-10-15tools/power/x86/intel-speed-select: Refuse to disable core-power when getting usedSrinivas Pandruvada1-0/+21
2019-09-19tools/power/x86/intel-speed-select: Extend core-power command setSrinivas Pandruvada1-0/+25
2019-09-09tools/power/x86/intel-speed-select: Display core count for bucketSrinivas Pandruvada1-0/+22
2019-09-07tools/power/x86/intel-speed-select: Fix a read overflow in isst_set_tdp_level_msr()Dan Carpenter1-2/+2
2019-07-03tools/power/x86: A tool to validate Intel Speed Select commandsSrinivas Pandruvada1-0/+721
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.