blob: 547f778f5b0536bf78c5f3cd2ec20d5653fb7705 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
|
/*
* Copyright (c) 2003-2016 Cavium Inc.
*
* This file is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License, Version 2, as
* published by the Free Software Foundation.
*
* This file is distributed in the hope that it will be useful, but
* AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
* NONINFRINGEMENT. See the GNU General Public License for more
* details.
*
*/
#ifndef __CVMX_CIU3_DEFS_H__
#define __CVMX_CIU3_DEFS_H__
#define CVMX_CIU3_FUSE CVMX_ADD_IO_SEG(0x00010100000001A0ull)
#define CVMX_CIU3_BIST CVMX_ADD_IO_SEG(0x00010100000001C0ull)
#define CVMX_CIU3_CONST CVMX_ADD_IO_SEG(0x0001010000000220ull)
#define CVMX_CIU3_CTL CVMX_ADD_IO_SEG(0x00010100000000E0ull)
#define CVMX_CIU3_DESTX_IO_INT(offset) (CVMX_ADD_IO_SEG(0x0001010000210000ull) + ((offset) & 7) * 8)
#define CVMX_CIU3_DESTX_PP_INT(offset) (CVMX_ADD_IO_SEG(0x0001010000200000ull) + ((offset) & 255) * 8)
#define CVMX_CIU3_GSTOP CVMX_ADD_IO_SEG(0x0001010000000140ull)
#define CVMX_CIU3_IDTX_CTL(offset) (CVMX_ADD_IO_SEG(0x0001010000110000ull) + ((offset) & 255) * 8)
#define CVMX_CIU3_IDTX_IO(offset) (CVMX_ADD_IO_SEG(0x0001010000130000ull) + ((offset) & 255) * 8)
#define CVMX_CIU3_IDTX_PPX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001010000120000ull) + ((block_id) & 255) * 0x20ull)
#define CVMX_CIU3_INTR_RAM_ECC_CTL CVMX_ADD_IO_SEG(0x0001010000000260ull)
#define CVMX_CIU3_INTR_RAM_ECC_ST CVMX_ADD_IO_SEG(0x0001010000000280ull)
#define CVMX_CIU3_INTR_READY CVMX_ADD_IO_SEG(0x00010100000002A0ull)
#define CVMX_CIU3_INTR_SLOWDOWN CVMX_ADD_IO_SEG(0x0001010000000240ull)
#define CVMX_CIU3_ISCX_CTL(offset) (CVMX_ADD_IO_SEG(0x0001010080000000ull) + ((offset) & 1048575) * 8)
#define CVMX_CIU3_ISCX_W1C(offset) (CVMX_ADD_IO_SEG(0x0001010090000000ull) + ((offset) & 1048575) * 8)
#define CVMX_CIU3_ISCX_W1S(offset) (CVMX_ADD_IO_SEG(0x00010100A0000000ull) + ((offset) & 1048575) * 8)
#define CVMX_CIU3_NMI CVMX_ADD_IO_SEG(0x0001010000000160ull)
#define CVMX_CIU3_SISCX(offset) (CVMX_ADD_IO_SEG(0x0001010000220000ull) + ((offset) & 255) * 8)
#define CVMX_CIU3_TIMX(offset) (CVMX_ADD_IO_SEG(0x0001010000010000ull) + ((offset) & 15) * 8)
union cvmx_ciu3_bist {
uint64_t u64;
struct cvmx_ciu3_bist_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_9_63 : 55;
uint64_t bist : 9;
#else
uint64_t bist : 9;
uint64_t reserved_9_63 : 55;
#endif
} s;
};
union cvmx_ciu3_const {
uint64_t u64;
struct cvmx_ciu3_const_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t dests_io : 16;
uint64_t pintsn : 16;
uint64_t dests_pp : 16;
uint64_t idt : 16;
#else
uint64_t idt : 16;
uint64_t dests_pp : 16;
uint64_t pintsn : 16;
uint64_t dests_io : 16;
#endif
} s;
};
union cvmx_ciu3_ctl {
uint64_t u64;
struct cvmx_ciu3_ctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_5_63 : 59;
uint64_t mcd_sel : 2;
uint64_t iscmem_le : 1;
uint64_t seq_dis : 1;
uint64_t cclk_dis : 1;
#else
uint64_t cclk_dis : 1;
uint64_t seq_dis : 1;
uint64_t iscmem_le : 1;
uint64_t mcd_sel : 2;
uint64_t reserved_5_63 : 59;
#endif
} s;
};
union cvmx_ciu3_destx_io_int {
uint64_t u64;
struct cvmx_ciu3_destx_io_int_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_52_63 : 12;
uint64_t intsn : 20;
uint64_t reserved_10_31 : 22;
uint64_t intidt : 8;
uint64_t newint : 1;
uint64_t intr : 1;
#else
uint64_t intr : 1;
uint64_t newint : 1;
uint64_t intidt : 8;
uint64_t reserved_10_31 : 22;
uint64_t intsn : 20;
uint64_t reserved_52_63 : 12;
#endif
} s;
};
union cvmx_ciu3_destx_pp_int {
uint64_t u64;
struct cvmx_ciu3_destx_pp_int_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_52_63 : 12;
uint64_t intsn : 20;
uint64_t reserved_10_31 : 22;
uint64_t intidt : 8;
uint64_t newint : 1;
uint64_t intr : 1;
#else
uint64_t intr : 1;
uint64_t newint : 1;
uint64_t intidt : 8;
uint64_t reserved_10_31 : 22;
uint64_t intsn : 20;
uint64_t reserved_52_63 : 12;
#endif
} s;
};
union cvmx_ciu3_gstop {
uint64_t u64;
struct cvmx_ciu3_gstop_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_1_63 : 63;
uint64_t gstop : 1;
#else
uint64_t gstop : 1;
uint64_t reserved_1_63 : 63;
#endif
} s;
};
union cvmx_ciu3_idtx_ctl {
uint64_t u64;
struct cvmx_ciu3_idtx_ctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_52_63 : 12;
uint64_t intsn : 20;
uint64_t reserved_4_31 : 28;
uint64_t intr : 1;
uint64_t newint : 1;
uint64_t ip_num : 2;
#else
uint64_t ip_num : 2;
uint64_t newint : 1;
uint64_t intr : 1;
uint64_t reserved_4_31 : 28;
uint64_t intsn : 20;
uint64_t reserved_52_63 : 12;
#endif
} s;
};
union cvmx_ciu3_idtx_io {
uint64_t u64;
struct cvmx_ciu3_idtx_io_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_5_63 : 59;
uint64_t io : 5;
#else
uint64_t io : 5;
uint64_t reserved_5_63 : 59;
#endif
} s;
};
union cvmx_ciu3_idtx_ppx {
uint64_t u64;
struct cvmx_ciu3_idtx_ppx_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_48_63 : 16;
uint64_t pp : 48;
#else
uint64_t pp : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
};
union cvmx_ciu3_intr_ram_ecc_ctl {
uint64_t u64;
struct cvmx_ciu3_intr_ram_ecc_ctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_3_63 : 61;
uint64_t flip_synd : 2;
uint64_t ecc_ena : 1;
#else
uint64_t ecc_ena : 1;
uint64_t flip_synd : 2;
uint64_t reserved_3_63 : 61;
#endif
} s;
};
union cvmx_ciu3_intr_ram_ecc_st {
uint64_t u64;
struct cvmx_ciu3_intr_ram_ecc_st_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_52_63 : 12;
uint64_t addr : 20;
uint64_t reserved_6_31 : 26;
uint64_t sisc_dbe : 1;
uint64_t sisc_sbe : 1;
uint64_t idt_dbe : 1;
uint64_t idt_sbe : 1;
uint64_t isc_dbe : 1;
uint64_t isc_sbe : 1;
#else
uint64_t isc_sbe : 1;
uint64_t isc_dbe : 1;
uint64_t idt_sbe : 1;
uint64_t idt_dbe : 1;
uint64_t sisc_sbe : 1;
uint64_t sisc_dbe : 1;
uint64_t reserved_6_31 : 26;
uint64_t addr : 20;
uint64_t reserved_52_63 : 12;
#endif
} s;
};
union cvmx_ciu3_intr_ready {
uint64_t u64;
struct cvmx_ciu3_intr_ready_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_46_63 : 18;
uint64_t index : 14;
uint64_t reserved_1_31 : 31;
uint64_t ready : 1;
#else
uint64_t ready : 1;
uint64_t reserved_1_31 : 31;
uint64_t index : 14;
uint64_t reserved_46_63 : 18;
#endif
} s;
};
union cvmx_ciu3_intr_slowdown {
uint64_t u64;
struct cvmx_ciu3_intr_slowdown_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_3_63 : 61;
uint64_t ctl : 3;
#else
uint64_t ctl : 3;
uint64_t reserved_3_63 : 61;
#endif
} s;
};
union cvmx_ciu3_iscx_ctl {
uint64_t u64;
struct cvmx_ciu3_iscx_ctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_24_63 : 40;
uint64_t idt : 8;
uint64_t imp : 1;
uint64_t reserved_2_14 : 13;
uint64_t en : 1;
uint64_t raw : 1;
#else
uint64_t raw : 1;
uint64_t en : 1;
uint64_t reserved_2_14 : 13;
uint64_t imp : 1;
uint64_t idt : 8;
uint64_t reserved_24_63 : 40;
#endif
} s;
};
union cvmx_ciu3_iscx_w1c {
uint64_t u64;
struct cvmx_ciu3_iscx_w1c_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_2_63 : 62;
uint64_t en : 1;
uint64_t raw : 1;
#else
uint64_t raw : 1;
uint64_t en : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
};
union cvmx_ciu3_iscx_w1s {
uint64_t u64;
struct cvmx_ciu3_iscx_w1s_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_2_63 : 62;
uint64_t en : 1;
uint64_t raw : 1;
#else
uint64_t raw : 1;
uint64_t en : 1;
uint64_t reserved_2_63 : 62;
#endif
} s;
};
union cvmx_ciu3_nmi {
uint64_t u64;
struct cvmx_ciu3_nmi_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_48_63 : 16;
uint64_t nmi : 48;
#else
uint64_t nmi : 48;
uint64_t reserved_48_63 : 16;
#endif
} s;
};
union cvmx_ciu3_siscx {
uint64_t u64;
struct cvmx_ciu3_siscx_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t en : 64;
#else
uint64_t en : 64;
#endif
} s;
};
union cvmx_ciu3_timx {
uint64_t u64;
struct cvmx_ciu3_timx_s {
#ifdef __BIG_ENDIAN_BITFIELD
uint64_t reserved_37_63 : 27;
uint64_t one_shot : 1;
uint64_t len : 36;
#else
uint64_t len : 36;
uint64_t one_shot : 1;
uint64_t reserved_37_63 : 27;
#endif
} s;
};
#endif
|
