blob: 2293cf57e307a6b84e3972c2d27221dda54af500 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
|
/*
* Copyright (C) 2004 Microtronix Datacom Ltd.
*
* All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but
* WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
* NON INFRINGEMENT. See the GNU General Public License for more
* details.
*/
#ifndef _ASM_NIOS2_CACHE_H
#define _ASM_NIOS2_CACHE_H
#define NIOS2_DCACHE_SIZE CONFIG_NIOS2_DCACHE_SIZE
#define NIOS2_ICACHE_SIZE CONFIG_NIOS2_ICACHE_SIZE
#define NIOS2_DCACHE_LINE_SIZE CONFIG_NIOS2_DCACHE_LINE_SIZE
#define NIOS2_ICACHE_LINE_SHIFT 5
#define NIOS2_ICACHE_LINE_SIZE (1 << NIOS2_ICACHE_LINE_SHIFT)
/* bytes per L1 cache line */
#define L1_CACHE_SHIFT NIOS2_ICACHE_LINE_SHIFT
#define L1_CACHE_BYTES NIOS2_ICACHE_LINE_SIZE
#define ARCH_DMA_MINALIGN L1_CACHE_BYTES
#define __cacheline_aligned
#define ____cacheline_aligned
#endif
|
