1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
|
/* Copyright 2012-15 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
* Authors: AMD
*
*/
#ifndef __DC_MEM_INPUT_DCE110_H__
#define __DC_MEM_INPUT_DCE110_H__
#include "mem_input.h"
#define TO_DCE110_MEM_INPUT(mi)\
container_of(mi, struct dce110_mem_input, base)
struct dce110_mem_input_reg_offsets {
uint32_t dcp;
uint32_t dmif;
uint32_t pipe;
};
struct dce110_mem_input {
struct mem_input base;
struct dce110_mem_input_reg_offsets offsets;
};
bool dce110_mem_input_construct(
struct dce110_mem_input *mem_input110,
struct dc_context *ctx,
uint32_t inst,
const struct dce110_mem_input_reg_offsets *offsets);
/*
* dce110_mem_input_program_display_marks
*
* This function will program nbp stutter and urgency watermarks to minimum
* allowable values
*/
void dce110_mem_input_program_display_marks(
struct mem_input *mem_input,
struct dce_watermarks nbp,
struct dce_watermarks stutter,
struct dce_watermarks urgent,
uint32_t total_dest_line_time_ns);
/*
* dce110_allocate_mem_input
*
* This function will allocate a dmif buffer and program required
* pixel duration for pipe
*/
void dce110_allocate_mem_input(
struct mem_input *mem_input,
uint32_t h_total,/* for current stream */
uint32_t v_total,/* for current stream */
uint32_t pix_clk_khz,/* for current stream */
uint32_t total_stream_num);
/*
* dce110_free_mem_input
*
* This function will deallocate a dmif buffer from pipe
*/
void dce110_free_mem_input(
struct mem_input *mem_input,
uint32_t total_stream_num);
/*
* dce110_mem_input_program_surface_flip_and_addr
*
* This function programs hsync/vsync mode and surface address
*/
bool dce110_mem_input_program_surface_flip_and_addr(
struct mem_input *mem_input,
const struct dc_plane_address *address,
bool flip_immediate);
/*
* dce110_mem_input_program_surface_config
*
* This function will program surface tiling, size, rotation and pixel format
* to corresponding dcp registers.
*/
bool dce110_mem_input_program_surface_config(
struct mem_input *mem_input,
enum surface_pixel_format format,
union dc_tiling_info *tiling_info,
union plane_size *plane_size,
enum dc_rotation_angle rotation,
struct dc_plane_dcc_param *dcc,
bool horizontal_mirror,
bool visible);
/*
* dce110_mem_input_is_flip_pending
*
* This function will wait until the surface update-pending bit is cleared.
* This is necessary when a flip immediate call is requested as we shouldn't
* return until the flip has actually occurred.
*/
bool dce110_mem_input_is_flip_pending(
struct mem_input *mem_input);
#endif
|
