1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
|
/*
* Copyright (C) 2019 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef _mmhub_2_0_0_OFFSET_HEADER
#define _mmhub_2_0_0_OFFSET_HEADER
// addressBlock: mmhub_dagbdec
// base address: 0x68000
#define mmDAGB0_RDCLI0 0x0000
#define mmDAGB0_RDCLI0_BASE_IDX 0
#define mmDAGB0_RDCLI1 0x0001
#define mmDAGB0_RDCLI1_BASE_IDX 0
#define mmDAGB0_RDCLI2 0x0002
#define mmDAGB0_RDCLI2_BASE_IDX 0
#define mmDAGB0_RDCLI3 0x0003
#define mmDAGB0_RDCLI3_BASE_IDX 0
#define mmDAGB0_RDCLI4 0x0004
#define mmDAGB0_RDCLI4_BASE_IDX 0
#define mmDAGB0_RDCLI5 0x0005
#define mmDAGB0_RDCLI5_BASE_IDX 0
#define mmDAGB0_RDCLI6 0x0006
#define mmDAGB0_RDCLI6_BASE_IDX 0
#define mmDAGB0_RDCLI7 0x0007
#define mmDAGB0_RDCLI7_BASE_IDX 0
#define mmDAGB0_RDCLI8 0x0008
#define mmDAGB0_RDCLI8_BASE_IDX 0
#define mmDAGB0_RDCLI9 0x0009
#define mmDAGB0_RDCLI9_BASE_IDX 0
#define mmDAGB0_RDCLI10 0x000a
#define mmDAGB0_RDCLI10_BASE_IDX 0
#define mmDAGB0_RDCLI11 0x000b
#define mmDAGB0_RDCLI11_BASE_IDX 0
#define mmDAGB0_RDCLI12 0x000c
#define mmDAGB0_RDCLI12_BASE_IDX 0
#define mmDAGB0_RDCLI13 0x000d
#define mmDAGB0_RDCLI13_BASE_IDX 0
#define mmDAGB0_RDCLI14 0x000e
#define mmDAGB0_RDCLI14_BASE_IDX 0
#define mmDAGB0_RDCLI15 0x000f
#define mmDAGB0_RDCLI15_BASE_IDX 0
#define mmDAGB0_RDCLI16 0x0010
#define mmDAGB0_RDCLI16_BASE_IDX 0
#define mmDAGB0_RDCLI17 0x0011
#define mmDAGB0_RDCLI17_BASE_IDX 0
#define mmDAGB0_RDCLI18 0x0012
#define mmDAGB0_RDCLI18_BASE_IDX 0
#define mmDAGB0_RD_CNTL 0x0013
#define mmDAGB0_RD_CNTL_BASE_IDX 0
#define mmDAGB0_RD_GMI_CNTL 0x0014
#define mmDAGB0_RD_GMI_CNTL_BASE_IDX 0
#define mmDAGB0_RD_ADDR_DAGB 0x0015
#define mmDAGB0_RD_ADDR_DAGB_BASE_IDX 0
#define mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST 0x0016
#define mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX 0
#define mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER 0x0017
#define mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX 0
#define mmDAGB0_RD_CGTT_CLK_CTRL 0x0018
#define mmDAGB0_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL 0x0019
#define mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL 0x001a
#define mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST0 0x001b
#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0 0x001c
#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST1 0x001d
#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1 0x001e
#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST2 0x001f
#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST2_BASE_IDX 0
#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER2 0x0020
#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER2_BASE_IDX 0
#define mmDAGB0_RD_VC0_CNTL 0x0021
#define mmDAGB0_RD_VC0_CNTL_BASE_IDX 0
#define mmDAGB0_RD_VC1_CNTL 0x0022
#define mmDAGB0_RD_VC1_CNTL_BASE_IDX 0
#define mmDAGB0_RD_VC2_CNTL 0x0023
#define mmDAGB0_RD_VC2_CNTL_BASE_IDX 0
#define mmDAGB0_RD_VC3_CNTL 0x0024
#define mmDAGB0_RD_VC3_CNTL_BASE_IDX 0
#define mmDAGB0_RD_VC4_CNTL 0x0025
#define mmDAGB0_RD_VC4_CNTL_BASE_IDX 0
#define mmDAGB0_RD_VC5_CNTL 0x0026
#define mmDAGB0_RD_VC5_CNTL_BASE_IDX 0
#define mmDAGB0_RD_VC6_CNTL 0x0027
#define mmDAGB0_RD_VC6_CNTL_BASE_IDX 0
#define mmDAGB0_RD_VC7_CNTL 0x0028
#define mmDAGB0_RD_VC7_CNTL_BASE_IDX 0
#define mmDAGB0_RD_CNTL_MISC 0x0029
#define mmDAGB0_RD_CNTL_MISC_BASE_IDX 0
#define mmDAGB0_RD_TLB_CREDIT 0x002a
#define mmDAGB0_RD_TLB_CREDIT_BASE_IDX 0
#define mmDAGB0_RDCLI_ASK_PENDING 0x002b
#define mmDAGB0_RDCLI_ASK_PENDING_BASE_IDX 0
#define mmDAGB0_RDCLI_GO_PENDING 0x002c
#define mmDAGB0_RDCLI_GO_PENDING_BASE_IDX 0
#define mmDAGB0_RDCLI_GBLSEND_PENDING 0x002d
#define mmDAGB0_RDCLI_GBLSEND_PENDING_BASE_IDX 0
#define mmDAGB0_RDCLI_TLB_PENDING 0x002e
#define mmDAGB0_RDCLI_TLB_PENDING_BASE_IDX 0
#define mmDAGB0_RDCLI_OARB_PENDING 0x002f
#define mmDAGB0_RDCLI_OARB_PENDING_BASE_IDX 0
#define mmDAGB0_RDCLI_OSD_PENDING 0x0030
#define mmDAGB0_RDCLI_OSD_PENDING_BASE_IDX 0
#define mmDAGB0_WRCLI0 0x0031
#define mmDAGB0_WRCLI0_BASE_IDX 0
#define mmDAGB0_WRCLI1 0x0032
#define mmDAGB0_WRCLI1_BASE_IDX 0
#define mmDAGB0_WRCLI2 0x0033
#define mmDAGB0_WRCLI2_BASE_IDX 0
#define mmDAGB0_WRCLI3 0x0034
#define mmDAGB0_WRCLI3_BASE_IDX 0
#define mmDAGB0_WRCLI4 0x0035
#define mmDAGB0_WRCLI4_BASE_IDX 0
#define mmDAGB0_WRCLI5 0x0036
#define mmDAGB0_WRCLI5_BASE_IDX 0
#define mmDAGB0_WRCLI6 0x0037
#define mmDAGB0_WRCLI6_BASE_IDX 0
#define mmDAGB0_WRCLI7 0x0038
#define mmDAGB0_WRCLI7_BASE_IDX 0
#define mmDAGB0_WRCLI8 0x0039
#define mmDAGB0_WRCLI8_BASE_IDX 0
#define mmDAGB0_WRCLI9 0x003a
#define mmDAGB0_WRCLI9_BASE_IDX 0
#define mmDAGB0_WRCLI10 0x003b
#define mmDAGB0_WRCLI10_BASE_IDX 0
#define mmDAGB0_WRCLI11 0x003c
#define mmDAGB0_WRCLI11_BASE_IDX 0
#define mmDAGB0_WRCLI12 0x003d
#define mmDAGB0_WRCLI12_BASE_IDX 0
#define mmDAGB0_WRCLI13 0x003e
#define mmDAGB0_WRCLI13_BASE_IDX 0
#define mmDAGB0_WRCLI14 0x003f
#define mmDAGB0_WRCLI14_BASE_IDX 0
#define mmDAGB0_WRCLI15 0x0040
#define mmDAGB0_WRCLI15_BASE_IDX 0
#define mmDAGB0_WRCLI16 0x0041
#define mmDAGB0_WRCLI16_BASE_IDX 0
#define mmDAGB0_WRCLI17 0x0042
#define mmDAGB0_WRCLI17_BASE_IDX 0
#define mmDAGB0_WRCLI18 0x0043
#define mmDAGB0_WRCLI18_BASE_IDX 0
#define mmDAGB0_WR_CNTL 0x0044
#define mmDAGB0_WR_CNTL_BASE_IDX 0
#define mmDAGB0_WR_GMI_CNTL 0x0045
#define mmDAGB0_WR_GMI_CNTL_BASE_IDX 0
#define mmDAGB0_WR_ADDR_DAGB 0x0046
#define mmDAGB0_WR_ADDR_DAGB_BASE_IDX 0
#define mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST 0x0047
#define mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX 0
#define mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER 0x0048
#define mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX 0
#define mmDAGB0_WR_CGTT_CLK_CTRL 0x0049
#define mmDAGB0_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL 0x004a
#define mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL 0x004b
#define mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST0 0x004c
#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0 0x004d
#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST1 0x004e
#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1 0x004f
#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST2 0x0050
#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST2_BASE_IDX 0
#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER2 0x0051
#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER2_BASE_IDX 0
#define mmDAGB0_WR_DATA_DAGB 0x0052
#define mmDAGB0_WR_DATA_DAGB_BASE_IDX 0
#define mmDAGB0_WR_DATA_DAGB_MAX_BURST0 0x0053
#define mmDAGB0_WR_DATA_DAGB_MAX_BURST0_BASE_IDX 0
#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0 0x0054
#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX 0
#define mmDAGB0_WR_DATA_DAGB_MAX_BURST1 0x0055
#define mmDAGB0_WR_DATA_DAGB_MAX_BURST1_BASE_IDX 0
#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1 0x0056
#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX 0
#define mmDAGB0_WR_DATA_DAGB_MAX_BURST2 0x0057
#define mmDAGB0_WR_DATA_DAGB_MAX_BURST2_BASE_IDX 0
#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER2 0x0058
#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER2_BASE_IDX 0
#define mmDAGB0_WR_VC0_CNTL 0x0059
#define mmDAGB0_WR_VC0_CNTL_BASE_IDX 0
#define mmDAGB0_WR_VC1_CNTL 0x005a
#define mmDAGB0_WR_VC1_CNTL_BASE_IDX 0
#define mmDAGB0_WR_VC2_CNTL 0x005b
#define mmDAGB0_WR_VC2_CNTL_BASE_IDX 0
#define mmDAGB0_WR_VC3_CNTL 0x005c
#define mmDAGB0_WR_VC3_CNTL_BASE_IDX 0
#define mmDAGB0_WR_VC4_CNTL 0x005d
#define mmDAGB0_WR_VC4_CNTL_BASE_IDX 0
#define mmDAGB0_WR_VC5_CNTL 0x005e
#define mmDAGB0_WR_VC5_CNTL_BASE_IDX 0
#define mmDAGB0_WR_VC6_CNTL 0x005f
#define mmDAGB0_WR_VC6_CNTL_BASE_IDX 0
#define mmDAGB0_WR_VC7_CNTL 0x0060
#define mmDAGB0_WR_VC7_CNTL_BASE_IDX 0
#define mmDAGB0_WR_CNTL_MISC 0x0061
#define mmDAGB0_WR_CNTL_MISC_BASE_IDX 0
#define mmDAGB0_WR_TLB_CREDIT 0x0062
#define mmDAGB0_WR_TLB_CREDIT_BASE_IDX 0
#define mmDAGB0_WR_DATA_CREDIT 0x0063
#define mmDAGB0_WR_DATA_CREDIT_BASE_IDX 0
#define mmDAGB0_WR_MISC_CREDIT 0x0064
#define mmDAGB0_WR_MISC_CREDIT_BASE_IDX 0
#define mmDAGB0_WRCLI_ASK_PENDING 0x0065
#define mmDAGB0_WRCLI_ASK_PENDING_BASE_IDX 0
#define mmDAGB0_WRCLI_GO_PENDING 0x0066
#define mmDAGB0_WRCLI_GO_PENDING_BASE_IDX 0
#define mmDAGB0_WRCLI_GBLSEND_PENDING 0x0067
#define mmDAGB0_WRCLI_GBLSEND_PENDING_BASE_IDX 0
#define mmDAGB0_WRCLI_TLB_PENDING 0x0068
#define mmDAGB0_WRCLI_TLB_PENDING_BASE_IDX 0
#define mmDAGB0_WRCLI_OARB_PENDING 0x0069
#define mmDAGB0_WRCLI_OARB_PENDING_BASE_IDX 0
#define mmDAGB0_WRCLI_OSD_PENDING 0x006a
#define mmDAGB0_WRCLI_OSD_PENDING_BASE_IDX 0
#define mmDAGB0_WRCLI_DBUS_ASK_PENDING 0x006b
#define mmDAGB0_WRCLI_DBUS_ASK_PENDING_BASE_IDX 0
#define mmDAGB0_WRCLI_DBUS_GO_PENDING 0x006c
#define mmDAGB0_WRCLI_DBUS_GO_PENDING_BASE_IDX 0
#define mmDAGB0_WRCLI_GPU_SNOOP_OVERRIDE 0x006d
#define mmDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX 0
#define mmDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_VALUE 0x006e
#define mmDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX 0
#define mmDAGB0_DAGB_DLY 0x006f
#define mmDAGB0_DAGB_DLY_BASE_IDX 0
#define mmDAGB0_CNTL_MISC 0x0070
#define mmDAGB0_CNTL_MISC_BASE_IDX 0
#define mmDAGB0_CNTL_MISC2 0x0071
#define mmDAGB0_CNTL_MISC2_BASE_IDX 0
#define mmDAGB0_FIFO_EMPTY 0x0072
#define mmDAGB0_FIFO_EMPTY_BASE_IDX 0
#define mmDAGB0_FIFO_FULL 0x0073
#define mmDAGB0_FIFO_FULL_BASE_IDX 0
#define mmDAGB0_WR_CREDITS_FULL 0x0074
#define mmDAGB0_WR_CREDITS_FULL_BASE_IDX 0
#define mmDAGB0_RD_CREDITS_FULL 0x0075
#define mmDAGB0_RD_CREDITS_FULL_BASE_IDX 0
#define mmDAGB0_PERFCOUNTER_LO 0x0076
#define mmDAGB0_PERFCOUNTER_LO_BASE_IDX 0
#define mmDAGB0_PERFCOUNTER_HI 0x0077
#define mmDAGB0_PERFCOUNTER_HI_BASE_IDX 0
#define mmDAGB0_PERFCOUNTER0_CFG 0x0078
#define mmDAGB0_PERFCOUNTER0_CFG_BASE_IDX 0
#define mmDAGB0_PERFCOUNTER1_CFG 0x0079
#define mmDAGB0_PERFCOUNTER1_CFG_BASE_IDX 0
#define mmDAGB0_PERFCOUNTER2_CFG 0x007a
#define mmDAGB0_PERFCOUNTER2_CFG_BASE_IDX 0
#define mmDAGB0_PERFCOUNTER_RSLT_CNTL 0x007b
#define mmDAGB0_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define mmDAGB0_RESERVE0 0x007c
#define mmDAGB0_RESERVE0_BASE_IDX 0
#define mmDAGB0_RESERVE1 0x007d
#define mmDAGB0_RESERVE1_BASE_IDX 0
#define mmDAGB0_RESERVE2 0x007e
#define mmDAGB0_RESERVE2_BASE_IDX 0
#define mmDAGB0_RESERVE3 0x007f
#define mmDAGB0_RESERVE3_BASE_IDX 0
#define mmDAGB0_RESERVE4 0x0080
#define mmDAGB0_RESERVE4_BASE_IDX 0
#define mmDAGB0_RESERVE5 0x0081
#define mmDAGB0_RESERVE5_BASE_IDX 0
#define mmDAGB0_RESERVE6 0x0082
#define mmDAGB0_RESERVE6_BASE_IDX 0
#define mmDAGB0_RESERVE7 0x0083
#define mmDAGB0_RESERVE7_BASE_IDX 0
#define mmDAGB0_RESERVE8 0x0084
#define mmDAGB0_RESERVE8_BASE_IDX 0
#define mmDAGB0_RESERVE9 0x0085
#define mmDAGB0_RESERVE9_BASE_IDX 0
#define mmDAGB0_RESERVE10 0x0086
#define mmDAGB0_RESERVE10_BASE_IDX 0
#define mmDAGB0_RESERVE11 0x0087
#define mmDAGB0_RESERVE11_BASE_IDX 0
#define mmDAGB0_RESERVE12 0x0088
#define mmDAGB0_RESERVE12_BASE_IDX 0
#define mmDAGB0_RESERVE13 0x0089
#define mmDAGB0_RESERVE13_BASE_IDX 0
#define mmDAGB0_RESERVE14 0x008a
#define mmDAGB0_RESERVE14_BASE_IDX 0
#define mmDAGB0_RESERVE15 0x008b
#define mmDAGB0_RESERVE15_BASE_IDX 0
#define mmDAGB0_RESERVE16 0x008c
#define mmDAGB0_RESERVE16_BASE_IDX 0
#define mmDAGB0_RESERVE17 0x008d
#define mmDAGB0_RESERVE17_BASE_IDX 0
#define mmDAGB0_RESERVE18 0x008e
#define mmDAGB0_RESERVE18_BASE_IDX 0
#define mmDAGB0_RESERVE19 0x008f
#define mmDAGB0_RESERVE19_BASE_IDX 0
#define mmDAGB0_RESERVE20 0x0090
#define mmDAGB0_RESERVE20_BASE_IDX 0
#define mmDAGB0_RESERVE21 0x0091
#define mmDAGB0_RESERVE21_BASE_IDX 0
#define mmDAGB0_RESERVE22 0x0092
#define mmDAGB0_RESERVE22_BASE_IDX 0
#define mmDAGB0_RESERVE23 0x0093
#define mmDAGB0_RESERVE23_BASE_IDX 0
#define mmDAGB0_RESERVE24 0x0094
#define mmDAGB0_RESERVE24_BASE_IDX 0
#define mmDAGB0_RESERVE25 0x0095
#define mmDAGB0_RESERVE25_BASE_IDX 0
#define mmDAGB0_RESERVE26 0x0096
#define mmDAGB0_RESERVE26_BASE_IDX 0
#define mmDAGB0_RESERVE27 0x0097
#define mmDAGB0_RESERVE27_BASE_IDX 0
#define mmDAGB0_RESERVE28 0x0098
#define mmDAGB0_RESERVE28_BASE_IDX 0
#define mmDAGB0_RESERVE29 0x0099
#define mmDAGB0_RESERVE29_BASE_IDX 0
#define mmDAGB0_RESERVE30 0x009a
#define mmDAGB0_RESERVE30_BASE_IDX 0
#define mmDAGB0_RESERVE31 0x009b
#define mmDAGB0_RESERVE31_BASE_IDX 0
#define mmDAGB0_RESERVE32 0x009c
#define mmDAGB0_RESERVE32_BASE_IDX 0
#define mmDAGB0_RESERVE33 0x009d
#define mmDAGB0_RESERVE33_BASE_IDX 0
#define mmDAGB0_RESERVE34 0x009e
#define mmDAGB0_RESERVE34_BASE_IDX 0
#define mmDAGB0_RESERVE35 0x009f
#define mmDAGB0_RESERVE35_BASE_IDX 0
#define mmDAGB0_RESERVE36 0x00a0
#define mmDAGB0_RESERVE36_BASE_IDX 0
#define mmDAGB0_RESERVE37 0x00a1
#define mmDAGB0_RESERVE37_BASE_IDX 0
#define mmDAGB0_RESERVE38 0x00a2
#define mmDAGB0_RESERVE38_BASE_IDX 0
#define mmDAGB0_RESERVE39 0x00a3
#define mmDAGB0_RESERVE39_BASE_IDX 0
#define mmDAGB0_RESERVE40 0x00a4
#define mmDAGB0_RESERVE40_BASE_IDX 0
#define mmDAGB0_RESERVE41 0x00a5
#define mmDAGB0_RESERVE41_BASE_IDX 0
#define mmDAGB0_RESERVE42 0x00a6
#define mmDAGB0_RESERVE42_BASE_IDX 0
#define mmDAGB0_RESERVE43 0x00a7
#define mmDAGB0_RESERVE43_BASE_IDX 0
#define mmDAGB0_RESERVE44 0x00a8
#define mmDAGB0_RESERVE44_BASE_IDX 0
#define mmDAGB0_RESERVE45 0x00a9
#define mmDAGB0_RESERVE45_BASE_IDX 0
#define mmDAGB0_RESERVE46 0x00aa
#define mmDAGB0_RESERVE46_BASE_IDX 0
#define mmDAGB0_RESERVE47 0x00ab
#define mmDAGB0_RESERVE47_BASE_IDX 0
#define mmDAGB0_RESERVE48 0x00ac
#define mmDAGB0_RESERVE48_BASE_IDX 0
#define mmDAGB0_RESERVE49 0x00ad
#define mmDAGB0_RESERVE49_BASE_IDX 0
#define mmDAGB0_RESERVE50 0x00ae
#define mmDAGB0_RESERVE50_BASE_IDX 0
#define mmDAGB0_RESERVE51 0x00af
#define mmDAGB0_RESERVE51_BASE_IDX 0
#define mmDAGB0_RESERVE52 0x00b0
#define mmDAGB0_RESERVE52_BASE_IDX 0
#define mmDAGB0_RESERVE53 0x00b1
#define mmDAGB0_RESERVE53_BASE_IDX 0
#define mmDAGB0_RESERVE54 0x00b2
#define mmDAGB0_RESERVE54_BASE_IDX 0
#define mmDAGB0_RESERVE55 0x00b3
#define mmDAGB0_RESERVE55_BASE_IDX 0
#define mmDAGB0_RESERVE56 0x00b4
#define mmDAGB0_RESERVE56_BASE_IDX 0
#define mmDAGB0_RESERVE57 0x00b5
#define mmDAGB0_RESERVE57_BASE_IDX 0
#define mmDAGB0_RESERVE58 0x00b6
#define mmDAGB0_RESERVE58_BASE_IDX 0
#define mmDAGB0_RESERVE59 0x00b7
#define mmDAGB0_RESERVE59_BASE_IDX 0
#define mmDAGB0_RESERVE60 0x00b8
#define mmDAGB0_RESERVE60_BASE_IDX 0
#define mmDAGB0_RESERVE61 0x00b9
#define mmDAGB0_RESERVE61_BASE_IDX 0
#define mmDAGB0_RESERVE62 0x00ba
#define mmDAGB0_RESERVE62_BASE_IDX 0
#define mmDAGB0_RESERVE63 0x00bb
#define mmDAGB0_RESERVE63_BASE_IDX 0
#define mmDAGB0_RESERVE64 0x00bc
#define mmDAGB0_RESERVE64_BASE_IDX 0
#define mmDAGB0_RESERVE65 0x00bd
#define mmDAGB0_RESERVE65_BASE_IDX 0
#define mmDAGB0_RESERVE66 0x00be
#define mmDAGB0_RESERVE66_BASE_IDX 0
#define mmDAGB0_RESERVE67 0x00bf
#define mmDAGB0_RESERVE67_BASE_IDX 0
#define mmDAGB0_RESERVE68 0x00c0
#define mmDAGB0_RESERVE68_BASE_IDX 0
#define mmDAGB0_RESERVE69 0x00c1
#define mmDAGB0_RESERVE69_BASE_IDX 0
#define mmDAGB0_RESERVE70 0x00c2
#define mmDAGB0_RESERVE70_BASE_IDX 0
#define mmDAGB0_RESERVE71 0x00c3
#define mmDAGB0_RESERVE71_BASE_IDX 0
#define mmDAGB0_RESERVE72 0x00c4
#define mmDAGB0_RESERVE72_BASE_IDX 0
#define mmDAGB0_RESERVE73 0x00c5
#define mmDAGB0_RESERVE73_BASE_IDX 0
#define mmDAGB0_RESERVE74 0x00c6
#define mmDAGB0_RESERVE74_BASE_IDX 0
#define mmDAGB0_RESERVE75 0x00c7
#define mmDAGB0_RESERVE75_BASE_IDX 0
#define mmDAGB0_RESERVE76 0x00c8
#define mmDAGB0_RESERVE76_BASE_IDX 0
#define mmDAGB0_RESERVE77 0x00c9
#define mmDAGB0_RESERVE77_BASE_IDX 0
#define mmDAGB0_RESERVE78 0x00ca
#define mmDAGB0_RESERVE78_BASE_IDX 0
#define mmDAGB0_RESERVE79 0x00cb
#define mmDAGB0_RESERVE79_BASE_IDX 0
#define mmDAGB0_RESERVE80 0x00cc
#define mmDAGB0_RESERVE80_BASE_IDX 0
#define mmDAGB0_RESERVE81 0x00cd
#define mmDAGB0_RESERVE81_BASE_IDX 0
#define mmDAGB0_RESERVE82 0x00ce
#define mmDAGB0_RESERVE82_BASE_IDX 0
#define mmDAGB0_RESERVE83 0x00cf
#define mmDAGB0_RESERVE83_BASE_IDX 0
#define mmDAGB0_RESERVE84 0x00d0
#define mmDAGB0_RESERVE84_BASE_IDX 0
#define mmDAGB0_RESERVE85 0x00d1
#define mmDAGB0_RESERVE85_BASE_IDX 0
#define mmDAGB0_RESERVE86 0x00d2
#define mmDAGB0_RESERVE86_BASE_IDX 0
#define mmDAGB0_RESERVE87 0x00d3
#define mmDAGB0_RESERVE87_BASE_IDX 0
#define mmDAGB0_RESERVE88 0x00d4
#define mmDAGB0_RESERVE88_BASE_IDX 0
#define mmDAGB0_RESERVE89 0x00d5
#define mmDAGB0_RESERVE89_BASE_IDX 0
#define mmDAGB0_RESERVE90 0x00d6
#define mmDAGB0_RESERVE90_BASE_IDX 0
#define mmDAGB0_RESERVE91 0x00d7
#define mmDAGB0_RESERVE91_BASE_IDX 0
#define mmDAGB0_RESERVE92 0x00d8
#define mmDAGB0_RESERVE92_BASE_IDX 0
#define mmDAGB0_RESERVE93 0x00d9
#define mmDAGB0_RESERVE93_BASE_IDX 0
#define mmDAGB0_RESERVE94 0x00da
#define mmDAGB0_RESERVE94_BASE_IDX 0
#define mmDAGB0_RESERVE95 0x00db
#define mmDAGB0_RESERVE95_BASE_IDX 0
#define mmDAGB0_RESERVE96 0x00dc
#define mmDAGB0_RESERVE96_BASE_IDX 0
#define mmDAGB0_RESERVE97 0x00dd
#define mmDAGB0_RESERVE97_BASE_IDX 0
#define mmDAGB0_RESERVE98 0x00de
#define mmDAGB0_RESERVE98_BASE_IDX 0
#define mmDAGB0_RESERVE99 0x00df
#define mmDAGB0_RESERVE99_BASE_IDX 0
#define mmDAGB0_RESERVE100 0x00e0
#define mmDAGB0_RESERVE100_BASE_IDX 0
#define mmDAGB0_RESERVE101 0x00e1
#define mmDAGB0_RESERVE101_BASE_IDX 0
#define mmDAGB0_RESERVE102 0x00e2
#define mmDAGB0_RESERVE102_BASE_IDX 0
#define mmDAGB0_RESERVE103 0x00e3
#define mmDAGB0_RESERVE103_BASE_IDX 0
#define mmDAGB0_RESERVE104 0x00e4
#define mmDAGB0_RESERVE104_BASE_IDX 0
#define mmDAGB0_RESERVE105 0x00e5
#define mmDAGB0_RESERVE105_BASE_IDX 0
#define mmDAGB0_RESERVE106 0x00e6
#define mmDAGB0_RESERVE106_BASE_IDX 0
#define mmDAGB0_RESERVE107 0x00e7
#define mmDAGB0_RESERVE107_BASE_IDX 0
#define mmDAGB0_RESERVE108 0x00e8
#define mmDAGB0_RESERVE108_BASE_IDX 0
#define mmDAGB0_RESERVE109 0x00e9
#define mmDAGB0_RESERVE109_BASE_IDX 0
#define mmDAGB0_RESERVE110 0x00ea
#define mmDAGB0_RESERVE110_BASE_IDX 0
#define mmDAGB0_RESERVE111 0x00eb
#define mmDAGB0_RESERVE111_BASE_IDX 0
#define mmDAGB0_RESERVE112 0x00ec
#define mmDAGB0_RESERVE112_BASE_IDX 0
#define mmDAGB0_RESERVE113 0x00ed
#define mmDAGB0_RESERVE113_BASE_IDX 0
#define mmDAGB0_RESERVE114 0x00ee
#define mmDAGB0_RESERVE114_BASE_IDX 0
#define mmDAGB0_RESERVE115 0x00ef
#define mmDAGB0_RESERVE115_BASE_IDX 0
#define mmDAGB0_RESERVE116 0x00f0
#define mmDAGB0_RESERVE116_BASE_IDX 0
#define mmDAGB0_RESERVE117 0x00f1
#define mmDAGB0_RESERVE117_BASE_IDX 0
#define mmDAGB0_RESERVE118 0x00f2
#define mmDAGB0_RESERVE118_BASE_IDX 0
#define mmDAGB0_RESERVE119 0x00f3
#define mmDAGB0_RESERVE119_BASE_IDX 0
#define mmDAGB0_RESERVE120 0x00f4
#define mmDAGB0_RESERVE120_BASE_IDX 0
#define mmDAGB0_RESERVE121 0x00f5
#define mmDAGB0_RESERVE121_BASE_IDX 0
#define mmDAGB0_RESERVE122 0x00f6
#define mmDAGB0_RESERVE122_BASE_IDX 0
#define mmDAGB0_RESERVE123 0x00f7
#define mmDAGB0_RESERVE123_BASE_IDX 0
#define mmDAGB0_RESERVE124 0x00f8
#define mmDAGB0_RESERVE124_BASE_IDX 0
#define mmDAGB0_RESERVE125 0x00f9
#define mmDAGB0_RESERVE125_BASE_IDX 0
#define mmDAGB0_RESERVE126 0x00fa
#define mmDAGB0_RESERVE126_BASE_IDX 0
#define mmDAGB0_RESERVE127 0x00fb
#define mmDAGB0_RESERVE127_BASE_IDX 0
#define mmDAGB0_RESERVE128 0x00fc
#define mmDAGB0_RESERVE128_BASE_IDX 0
#define mmDAGB0_RESERVE129 0x00fd
#define mmDAGB0_RESERVE129_BASE_IDX 0
#define mmDAGB0_RESERVE130 0x00fe
#define mmDAGB0_RESERVE130_BASE_IDX 0
#define mmDAGB0_RESERVE131 0x00ff
#define mmDAGB0_RESERVE131_BASE_IDX 0
// addressBlock: mmhub_mmea_mmeadec
// base address: 0x68400
#define mmMMEA0_DRAM_RD_CLI2GRP_MAP0 0x0100
#define mmMMEA0_DRAM_RD_CLI2GRP_MAP0_BASE_IDX 0
#define mmMMEA0_DRAM_RD_CLI2GRP_MAP1 0x0101
#define mmMMEA0_DRAM_RD_CLI2GRP_MAP1_BASE_IDX 0
#define mmMMEA0_DRAM_WR_CLI2GRP_MAP0 0x0102
#define mmMMEA0_DRAM_WR_CLI2GRP_MAP0_BASE_IDX 0
#define mmMMEA0_DRAM_WR_CLI2GRP_MAP1 0x0103
#define mmMMEA0_DRAM_WR_CLI2GRP_MAP1_BASE_IDX 0
#define mmMMEA0_DRAM_RD_GRP2VC_MAP 0x0104
#define mmMMEA0_DRAM_RD_GRP2VC_MAP_BASE_IDX 0
#define mmMMEA0_DRAM_WR_GRP2VC_MAP 0x0105
#define mmMMEA0_DRAM_WR_GRP2VC_MAP_BASE_IDX 0
#define mmMMEA0_DRAM_RD_LAZY 0x0106
#define mmMMEA0_DRAM_RD_LAZY_BASE_IDX 0
#define mmMMEA0_DRAM_WR_LAZY 0x0107
#define mmMMEA0_DRAM_WR_LAZY_BASE_IDX 0
#define mmMMEA0_DRAM_RD_CAM_CNTL 0x0108
#define mmMMEA0_DRAM_RD_CAM_CNTL_BASE_IDX 0
#define mmMMEA0_DRAM_WR_CAM_CNTL 0x0109
#define mmMMEA0_DRAM_WR_CAM_CNTL_BASE_IDX 0
#define mmMMEA0_DRAM_PAGE_BURST 0x010a
#define mmMMEA0_DRAM_PAGE_BURST_BASE_IDX 0
#define mmMMEA0_DRAM_RD_PRI_AGE 0x010b
#define mmMMEA0_DRAM_RD_PRI_AGE_BASE_IDX 0
#define mmMMEA0_DRAM_WR_PRI_AGE 0x010c
#define mmMMEA0_DRAM_WR_PRI_AGE_BASE_IDX 0
#define mmMMEA0_DRAM_RD_PRI_QUEUING 0x010d
#define mmMMEA0_DRAM_RD_PRI_QUEUING_BASE_IDX 0
#define mmMMEA0_DRAM_WR_PRI_QUEUING 0x010e
#define mmMMEA0_DRAM_WR_PRI_QUEUING_BASE_IDX 0
#define mmMMEA0_DRAM_RD_PRI_FIXED 0x010f
#define mmMMEA0_DRAM_RD_PRI_FIXED_BASE_IDX 0
#define mmMMEA0_DRAM_WR_PRI_FIXED 0x0110
#define mmMMEA0_DRAM_WR_PRI_FIXED_BASE_IDX 0
#define mmMMEA0_DRAM_RD_PRI_URGENCY 0x0111
#define mmMMEA0_DRAM_RD_PRI_URGENCY_BASE_IDX 0
#define mmMMEA0_DRAM_WR_PRI_URGENCY 0x0112
#define mmMMEA0_DRAM_WR_PRI_URGENCY_BASE_IDX 0
#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI1 0x0113
#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI2 0x0114
#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI3 0x0115
#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI1 0x0116
#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI2 0x0117
#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI3 0x0118
#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define mmMMEA0_ADDRNORM_BASE_ADDR0 0x0134
#define mmMMEA0_ADDRNORM_BASE_ADDR0_BASE_IDX 0
#define mmMMEA0_ADDRNORM_LIMIT_ADDR0 0x0135
#define mmMMEA0_ADDRNORM_LIMIT_ADDR0_BASE_IDX 0
#define mmMMEA0_ADDRNORM_BASE_ADDR1 0x0136
#define mmMMEA0_ADDRNORM_BASE_ADDR1_BASE_IDX 0
#define mmMMEA0_ADDRNORM_LIMIT_ADDR1 0x0137
#define mmMMEA0_ADDRNORM_LIMIT_ADDR1_BASE_IDX 0
#define mmMMEA0_ADDRNORM_OFFSET_ADDR1 0x0138
#define mmMMEA0_ADDRNORM_OFFSET_ADDR1_BASE_IDX 0
#define mmMMEA0_ADDRNORMDRAM_HOLE_CNTL 0x0143
#define mmMMEA0_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX 0
#define mmMMEA0_ADDRNORMDRAM_NP2_CHANNEL_CFG 0x0145
#define mmMMEA0_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX 0
#define mmMMEA0_ADDRDEC_BANK_CFG 0x0147
#define mmMMEA0_ADDRDEC_BANK_CFG_BASE_IDX 0
#define mmMMEA0_ADDRDEC_MISC_CFG 0x0148
#define mmMMEA0_ADDRDEC_MISC_CFG_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK0 0x0149
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK0_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK1 0x014a
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK1_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK2 0x014b
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK2_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK3 0x014c
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK3_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK4 0x014d
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK4_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC 0x014e
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC2 0x014f
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC2_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS0 0x0150
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS0_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS1 0x0151
#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS1_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_HARVEST_ENABLE 0x0152
#define mmMMEA0_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_START0 0x0153
#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_START0_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_END0 0x0154
#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_END0_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_START1 0x0155
#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_START1_BASE_IDX 0
#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_END1 0x0156
#define mmMMEA0_ADDRDECDRAM_HARVNA_ADDR_END1_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS0 0x0165
#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS1 0x0166
#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS2 0x0167
#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS3 0x0168
#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS0 0x0169
#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS1 0x016a
#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS2 0x016b
#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS3 0x016c
#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS01 0x016d
#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS23 0x016e
#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS01 0x016f
#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS23 0x0170
#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS01 0x0171
#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS23 0x0172
#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS01 0x0173
#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS23 0x0174
#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS01 0x0175
#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS23 0x0176
#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS01 0x0177
#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS23 0x0178
#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_RM_SEL_CS01 0x0179
#define mmMMEA0_ADDRDEC0_RM_SEL_CS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_RM_SEL_CS23 0x017a
#define mmMMEA0_ADDRDEC0_RM_SEL_CS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_RM_SEL_SECCS01 0x017b
#define mmMMEA0_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC0_RM_SEL_SECCS23 0x017c
#define mmMMEA0_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS0 0x017d
#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS1 0x017e
#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS2 0x017f
#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS3 0x0180
#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS0 0x0181
#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS1 0x0182
#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS2 0x0183
#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS3 0x0184
#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS01 0x0185
#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS23 0x0186
#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS01 0x0187
#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS23 0x0188
#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS01 0x0189
#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS23 0x018a
#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS01 0x018b
#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS23 0x018c
#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS01 0x018d
#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS23 0x018e
#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS01 0x018f
#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS23 0x0190
#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_RM_SEL_CS01 0x0191
#define mmMMEA0_ADDRDEC1_RM_SEL_CS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_RM_SEL_CS23 0x0192
#define mmMMEA0_ADDRDEC1_RM_SEL_CS23_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_RM_SEL_SECCS01 0x0193
#define mmMMEA0_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX 0
#define mmMMEA0_ADDRDEC1_RM_SEL_SECCS23 0x0194
#define mmMMEA0_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX 0
#define mmMMEA0_IO_RD_CLI2GRP_MAP0 0x01dd
#define mmMMEA0_IO_RD_CLI2GRP_MAP0_BASE_IDX 0
#define mmMMEA0_IO_RD_CLI2GRP_MAP1 0x01de
#define mmMMEA0_IO_RD_CLI2GRP_MAP1_BASE_IDX 0
#define mmMMEA0_IO_WR_CLI2GRP_MAP0 0x01df
#define mmMMEA0_IO_WR_CLI2GRP_MAP0_BASE_IDX 0
#define mmMMEA0_IO_WR_CLI2GRP_MAP1 0x01e0
#define mmMMEA0_IO_WR_CLI2GRP_MAP1_BASE_IDX 0
#define mmMMEA0_IO_RD_COMBINE_FLUSH 0x01e1
#define mmMMEA0_IO_RD_COMBINE_FLUSH_BASE_IDX 0
#define mmMMEA0_IO_WR_COMBINE_FLUSH 0x01e2
#define mmMMEA0_IO_WR_COMBINE_FLUSH_BASE_IDX 0
#define mmMMEA0_IO_GROUP_BURST 0x01e3
#define mmMMEA0_IO_GROUP_BURST_BASE_IDX 0
#define mmMMEA0_IO_RD_PRI_AGE 0x01e4
#define mmMMEA0_IO_RD_PRI_AGE_BASE_IDX 0
#define mmMMEA0_IO_WR_PRI_AGE 0x01e5
#define mmMMEA0_IO_WR_PRI_AGE_BASE_IDX 0
#define mmMMEA0_IO_RD_PRI_QUEUING 0x01e6
#define mmMMEA0_IO_RD_PRI_QUEUING_BASE_IDX 0
#define mmMMEA0_IO_WR_PRI_QUEUING 0x01e7
#define mmMMEA0_IO_WR_PRI_QUEUING_BASE_IDX 0
#define mmMMEA0_IO_RD_PRI_FIXED 0x01e8
#define mmMMEA0_IO_RD_PRI_FIXED_BASE_IDX 0
#define mmMMEA0_IO_WR_PRI_FIXED 0x01e9
#define mmMMEA0_IO_WR_PRI_FIXED_BASE_IDX 0
#define mmMMEA0_IO_RD_PRI_URGENCY 0x01ea
#define mmMMEA0_IO_RD_PRI_URGENCY_BASE_IDX 0
#define mmMMEA0_IO_WR_PRI_URGENCY 0x01eb
#define mmMMEA0_IO_WR_PRI_URGENCY_BASE_IDX 0
#define mmMMEA0_IO_RD_PRI_URGENCY_MASKING 0x01ec
#define mmMMEA0_IO_RD_PRI_URGENCY_MASKING_BASE_IDX 0
#define mmMMEA0_IO_WR_PRI_URGENCY_MASKING 0x01ed
#define mmMMEA0_IO_WR_PRI_URGENCY_MASKING_BASE_IDX 0
#define mmMMEA0_IO_RD_PRI_QUANT_PRI1 0x01ee
#define mmMMEA0_IO_RD_PRI_QUANT_PRI1_BASE_IDX 0
#define mmMMEA0_IO_RD_PRI_QUANT_PRI2 0x01ef
#define mmMMEA0_IO_RD_PRI_QUANT_PRI2_BASE_IDX 0
#define mmMMEA0_IO_RD_PRI_QUANT_PRI3 0x01f0
#define mmMMEA0_IO_RD_PRI_QUANT_PRI3_BASE_IDX 0
#define mmMMEA0_IO_WR_PRI_QUANT_PRI1 0x01f1
#define mmMMEA0_IO_WR_PRI_QUANT_PRI1_BASE_IDX 0
#define mmMMEA0_IO_WR_PRI_QUANT_PRI2 0x01f2
#define mmMMEA0_IO_WR_PRI_QUANT_PRI2_BASE_IDX 0
#define mmMMEA0_IO_WR_PRI_QUANT_PRI3 0x01f3
#define mmMMEA0_IO_WR_PRI_QUANT_PRI3_BASE_IDX 0
#define mmMMEA0_SDP_ARB_DRAM 0x01f4
#define mmMMEA0_SDP_ARB_DRAM_BASE_IDX 0
#define mmMMEA0_SDP_ARB_FINAL 0x01f6
#define mmMMEA0_SDP_ARB_FINAL_BASE_IDX 0
#define mmMMEA0_SDP_DRAM_PRIORITY 0x01f7
#define mmMMEA0_SDP_DRAM_PRIORITY_BASE_IDX 0
#define mmMMEA0_SDP_IO_PRIORITY 0x01f9
#define mmMMEA0_SDP_IO_PRIORITY_BASE_IDX 0
#define mmMMEA0_SDP_CREDITS 0x01fa
#define mmMMEA0_SDP_CREDITS_BASE_IDX 0
#define mmMMEA0_SDP_TAG_RESERVE0 0x01fb
#define mmMMEA0_SDP_TAG_RESERVE0_BASE_IDX 0
#define mmMMEA0_SDP_TAG_RESERVE1 0x01fc
#define mmMMEA0_SDP_TAG_RESERVE1_BASE_IDX 0
#define mmMMEA0_SDP_VCC_RESERVE0 0x01fd
#define mmMMEA0_SDP_VCC_RESERVE0_BASE_IDX 0
#define mmMMEA0_SDP_VCC_RESERVE1 0x01fe
#define mmMMEA0_SDP_VCC_RESERVE1_BASE_IDX 0
#define mmMMEA0_SDP_VCD_RESERVE0 0x01ff
#define mmMMEA0_SDP_VCD_RESERVE0_BASE_IDX 0
#define mmMMEA0_SDP_VCD_RESERVE1 0x0200
#define mmMMEA0_SDP_VCD_RESERVE1_BASE_IDX 0
#define mmMMEA0_SDP_REQ_CNTL 0x0201
#define mmMMEA0_SDP_REQ_CNTL_BASE_IDX 0
#define mmMMEA0_MISC 0x0202
#define mmMMEA0_MISC_BASE_IDX 0
#define mmMMEA0_LATENCY_SAMPLING 0x0203
#define mmMMEA0_LATENCY_SAMPLING_BASE_IDX 0
#define mmMMEA0_PERFCOUNTER_LO 0x0204
#define mmMMEA0_PERFCOUNTER_LO_BASE_IDX 0
#define mmMMEA0_PERFCOUNTER_HI 0x0205
#define mmMMEA0_PERFCOUNTER_HI_BASE_IDX 0
#define mmMMEA0_PERFCOUNTER0_CFG 0x0206
#define mmMMEA0_PERFCOUNTER0_CFG_BASE_IDX 0
#define mmMMEA0_PERFCOUNTER1_CFG 0x0207
#define mmMMEA0_PERFCOUNTER1_CFG_BASE_IDX 0
#define mmMMEA0_PERFCOUNTER_RSLT_CNTL 0x0208
#define mmMMEA0_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define mmMMEA0_EDC_CNT 0x020f
#define mmMMEA0_EDC_CNT_BASE_IDX 0
#define mmMMEA0_EDC_CNT2 0x0210
#define mmMMEA0_EDC_CNT2_BASE_IDX 0
#define mmMMEA0_DSM_CNTL 0x0211
#define mmMMEA0_DSM_CNTL_BASE_IDX 0
#define mmMMEA0_DSM_CNTLA 0x0212
#define mmMMEA0_DSM_CNTLA_BASE_IDX 0
#define mmMMEA0_DSM_CNTLB 0x0213
#define mmMMEA0_DSM_CNTLB_BASE_IDX 0
#define mmMMEA0_DSM_CNTL2 0x0214
#define mmMMEA0_DSM_CNTL2_BASE_IDX 0
#define mmMMEA0_DSM_CNTL2A 0x0215
#define mmMMEA0_DSM_CNTL2A_BASE_IDX 0
#define mmMMEA0_DSM_CNTL2B 0x0216
#define mmMMEA0_DSM_CNTL2B_BASE_IDX 0
#define mmMMEA0_CGTT_CLK_CTRL 0x0218
#define mmMMEA0_CGTT_CLK_CTRL_BASE_IDX 0
#define mmMMEA0_EDC_MODE 0x0219
#define mmMMEA0_EDC_MODE_BASE_IDX 0
#define mmMMEA0_ERR_STATUS 0x021a
#define mmMMEA0_ERR_STATUS_BASE_IDX 0
#define mmMMEA0_MISC2 0x021b
#define mmMMEA0_MISC2_BASE_IDX 0
#define mmMMEA0_ADDRDEC_SELECT 0x021c
#define mmMMEA0_ADDRDEC_SELECT_BASE_IDX 0
// addressBlock: mmhub_pctldec
// base address: 0x68e00
#define mmPCTL_MISC 0x0380
#define mmPCTL_MISC_BASE_IDX 0
#define mmPCTL_MMHUB_DEEPSLEEP 0x0381
#define mmPCTL_MMHUB_DEEPSLEEP_BASE_IDX 0
#define mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE 0x0382
#define mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE_BASE_IDX 0
#define mmPCTL_PG_IGNORE_DEEPSLEEP 0x0383
#define mmPCTL_PG_IGNORE_DEEPSLEEP_BASE_IDX 0
#define mmPCTL_PG_DAGB 0x0384
#define mmPCTL_PG_DAGB_BASE_IDX 0
#define mmPCTL0_RENG_RAM_INDEX 0x0385
#define mmPCTL0_RENG_RAM_INDEX_BASE_IDX 0
#define mmPCTL0_RENG_RAM_DATA 0x0386
#define mmPCTL0_RENG_RAM_DATA_BASE_IDX 0
#define mmPCTL0_RENG_EXECUTE 0x0387
#define mmPCTL0_RENG_EXECUTE_BASE_IDX 0
#define mmPCTL1_RENG_RAM_INDEX 0x0388
#define mmPCTL1_RENG_RAM_INDEX_BASE_IDX 0
#define mmPCTL1_RENG_RAM_DATA 0x0389
#define mmPCTL1_RENG_RAM_DATA_BASE_IDX 0
#define mmPCTL1_RENG_EXECUTE 0x038a
#define mmPCTL1_RENG_EXECUTE_BASE_IDX 0
#define mmPCTL2_RENG_RAM_INDEX 0x038b
#define mmPCTL2_RENG_RAM_INDEX_BASE_IDX 0
#define mmPCTL2_RENG_RAM_DATA 0x038c
#define mmPCTL2_RENG_RAM_DATA_BASE_IDX 0
#define mmPCTL2_RENG_EXECUTE 0x038d
#define mmPCTL2_RENG_EXECUTE_BASE_IDX 0
#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE0 0x038e
#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX 0
#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE1 0x038f
#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX 0
#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE2 0x0390
#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX 0
#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE3 0x0391
#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX 0
#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE4 0x0392
#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX 0
#define mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET 0x0393
#define mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET_BASE_IDX 0
#define mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET1 0x0394
#define mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX 0
#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE0 0x0395
#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX 0
#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE1 0x0396
#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX 0
#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE2 0x0397
#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX 0
#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE3 0x0398
#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX 0
#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE4 0x0399
#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX 0
#define mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET 0x039a
#define mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET_BASE_IDX 0
#define mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET1 0x039b
#define mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX 0
#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE0 0x039c
#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX 0
#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE1 0x039d
#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX 0
#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE2 0x039e
#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX 0
#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE3 0x039f
#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX 0
#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE4 0x03a0
#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX 0
#define mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET 0x03a1
#define mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET_BASE_IDX 0
#define mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET1 0x03a2
#define mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX 0
#define mmPCTL0_MISC 0x03a3
#define mmPCTL0_MISC_BASE_IDX 0
#define mmPCTL1_MISC 0x03a4
#define mmPCTL1_MISC_BASE_IDX 0
#define mmPCTL2_MISC 0x03a5
#define mmPCTL2_MISC_BASE_IDX 0
#define mmPCTL_PERFCOUNTER_LO 0x03a6
#define mmPCTL_PERFCOUNTER_LO_BASE_IDX 0
#define mmPCTL_PERFCOUNTER_HI 0x03a7
#define mmPCTL_PERFCOUNTER_HI_BASE_IDX 0
#define mmPCTL_PERFCOUNTER0_CFG 0x03a8
#define mmPCTL_PERFCOUNTER0_CFG_BASE_IDX 0
#define mmPCTL_PERFCOUNTER1_CFG 0x03a9
#define mmPCTL_PERFCOUNTER1_CFG_BASE_IDX 0
#define mmPCTL_PERFCOUNTER_RSLT_CNTL 0x03aa
#define mmPCTL_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
// addressBlock: mmhub_l1tlb_mmvml1pfdec
// base address: 0x69600
#define mmMMMC_VM_MX_L1_TLB0_STATUS 0x0588
#define mmMMMC_VM_MX_L1_TLB0_STATUS_BASE_IDX 0
#define mmMMMC_VM_MX_L1_TLB1_STATUS 0x0589
#define mmMMMC_VM_MX_L1_TLB1_STATUS_BASE_IDX 0
#define mmMMMC_VM_MX_L1_TLB2_STATUS 0x058a
#define mmMMMC_VM_MX_L1_TLB2_STATUS_BASE_IDX 0
#define mmMMMC_VM_MX_L1_TLB3_STATUS 0x058b
#define mmMMMC_VM_MX_L1_TLB3_STATUS_BASE_IDX 0
#define mmMMMC_VM_MX_L1_TLB4_STATUS 0x058c
#define mmMMMC_VM_MX_L1_TLB4_STATUS_BASE_IDX 0
#define mmMMMC_VM_MX_L1_TLB5_STATUS 0x058d
#define mmMMMC_VM_MX_L1_TLB5_STATUS_BASE_IDX 0
#define mmMMMC_VM_MX_L1_TLB6_STATUS 0x058e
#define mmMMMC_VM_MX_L1_TLB6_STATUS_BASE_IDX 0
#define mmMMMC_VM_MX_L1_TLB7_STATUS 0x058f
#define mmMMMC_VM_MX_L1_TLB7_STATUS_BASE_IDX 0
// addressBlock: mmhub_l1tlb_mmvml1pldec
// base address: 0x69650
#define mmMMMC_VM_MX_L1_PERFCOUNTER0_CFG 0x0594
#define mmMMMC_VM_MX_L1_PERFCOUNTER0_CFG_BASE_IDX 0
#define mmMMMC_VM_MX_L1_PERFCOUNTER1_CFG 0x0595
#define mmMMMC_VM_MX_L1_PERFCOUNTER1_CFG_BASE_IDX 0
#define mmMMMC_VM_MX_L1_PERFCOUNTER2_CFG 0x0596
#define mmMMMC_VM_MX_L1_PERFCOUNTER2_CFG_BASE_IDX 0
#define mmMMMC_VM_MX_L1_PERFCOUNTER3_CFG 0x0597
#define mmMMMC_VM_MX_L1_PERFCOUNTER3_CFG_BASE_IDX 0
#define mmMMMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL 0x0598
#define mmMMMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
// addressBlock: mmhub_l1tlb_mmvml1prdec
// base address: 0x69670
#define mmMMMC_VM_MX_L1_PERFCOUNTER_LO 0x059c
#define mmMMMC_VM_MX_L1_PERFCOUNTER_LO_BASE_IDX 0
#define mmMMMC_VM_MX_L1_PERFCOUNTER_HI 0x059d
#define mmMMMC_VM_MX_L1_PERFCOUNTER_HI_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmatcl2dec
// base address: 0x69900
#define mmMM_ATC_L2_CNTL 0x0640
#define mmMM_ATC_L2_CNTL_BASE_IDX 0
#define mmMM_ATC_L2_CNTL2 0x0641
#define mmMM_ATC_L2_CNTL2_BASE_IDX 0
#define mmMM_ATC_L2_CACHE_DATA0 0x0644
#define mmMM_ATC_L2_CACHE_DATA0_BASE_IDX 0
#define mmMM_ATC_L2_CACHE_DATA1 0x0645
#define mmMM_ATC_L2_CACHE_DATA1_BASE_IDX 0
#define mmMM_ATC_L2_CACHE_DATA2 0x0646
#define mmMM_ATC_L2_CACHE_DATA2_BASE_IDX 0
#define mmMM_ATC_L2_CNTL3 0x0647
#define mmMM_ATC_L2_CNTL3_BASE_IDX 0
#define mmMM_ATC_L2_STATUS 0x0648
#define mmMM_ATC_L2_STATUS_BASE_IDX 0
#define mmMM_ATC_L2_STATUS2 0x0649
#define mmMM_ATC_L2_STATUS2_BASE_IDX 0
#define mmMM_ATC_L2_MISC_CG 0x064a
#define mmMM_ATC_L2_MISC_CG_BASE_IDX 0
#define mmMM_ATC_L2_MEM_POWER_LS 0x064b
#define mmMM_ATC_L2_MEM_POWER_LS_BASE_IDX 0
#define mmMM_ATC_L2_CGTT_CLK_CTRL 0x064c
#define mmMM_ATC_L2_CGTT_CLK_CTRL_BASE_IDX 0
#define mmMM_ATC_L2_SDPPORT_CTRL 0x064d
#define mmMM_ATC_L2_SDPPORT_CTRL_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvml2pfdec
// base address: 0x69a00
#define mmMMVM_L2_CNTL 0x0680
#define mmMMVM_L2_CNTL_BASE_IDX 0
#define mmMMVM_L2_CNTL2 0x0681
#define mmMMVM_L2_CNTL2_BASE_IDX 0
#define mmMMVM_L2_CNTL3 0x0682
#define mmMMVM_L2_CNTL3_BASE_IDX 0
#define mmMMVM_L2_STATUS 0x0683
#define mmMMVM_L2_STATUS_BASE_IDX 0
#define mmMMVM_DUMMY_PAGE_FAULT_CNTL 0x0684
#define mmMMVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX 0
#define mmMMVM_DUMMY_PAGE_FAULT_ADDR_LO32 0x0685
#define mmMMVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX 0
#define mmMMVM_DUMMY_PAGE_FAULT_ADDR_HI32 0x0686
#define mmMMVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_CNTL 0x0687
#define mmMMVM_INVALIDATE_CNTL_BASE_IDX 0
#define mmMMVM_L2_PROTECTION_FAULT_CNTL 0x0688
#define mmMMVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX 0
#define mmMMVM_L2_PROTECTION_FAULT_CNTL2 0x0689
#define mmMMVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX 0
#define mmMMVM_L2_PROTECTION_FAULT_MM_CNTL3 0x068a
#define mmMMVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX 0
#define mmMMVM_L2_PROTECTION_FAULT_MM_CNTL4 0x068b
#define mmMMVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX 0
#define mmMMVM_L2_PROTECTION_FAULT_STATUS 0x068c
#define mmMMVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX 0
#define mmMMVM_L2_PROTECTION_FAULT_ADDR_LO32 0x068d
#define mmMMVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX 0
#define mmMMVM_L2_PROTECTION_FAULT_ADDR_HI32 0x068e
#define mmMMVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX 0
#define mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32 0x068f
#define mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX 0
#define mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32 0x0690
#define mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX 0
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32 0x0692
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX 0
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32 0x0693
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX 0
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32 0x0694
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX 0
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32 0x0695
#define mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX 0
#define mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32 0x0696
#define mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX 0
#define mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32 0x0697
#define mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX 0
#define mmMMVM_L2_CNTL4 0x0698
#define mmMMVM_L2_CNTL4_BASE_IDX 0
#define mmMMVM_L2_MM_GROUP_RT_CLASSES 0x0699
#define mmMMVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX 0
#define mmMMVM_L2_BANK_SELECT_RESERVED_CID 0x069a
#define mmMMVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX 0
#define mmMMVM_L2_BANK_SELECT_RESERVED_CID2 0x069b
#define mmMMVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX 0
#define mmMMVM_L2_CACHE_PARITY_CNTL 0x069c
#define mmMMVM_L2_CACHE_PARITY_CNTL_BASE_IDX 0
#define mmMMVM_L2_IH_LOG_CNTL 0x069d
#define mmMMVM_L2_IH_LOG_CNTL_BASE_IDX 0
#define mmMMVM_L2_IH_LOG_BUSY 0x069e
#define mmMMVM_L2_IH_LOG_BUSY_BASE_IDX 0
#define mmMMVM_L2_CGTT_CLK_CTRL 0x069f
#define mmMMVM_L2_CGTT_CLK_CTRL_BASE_IDX 0
#define mmMMVM_L2_CNTL5 0x06a1
#define mmMMVM_L2_CNTL5_BASE_IDX 0
#define mmMMVM_L2_GCR_CNTL 0x06a2
#define mmMMVM_L2_GCR_CNTL_BASE_IDX 0
#define mmMMVML2_WALKER_MACRO_THROTTLE_TIME 0x06a3
#define mmMMVML2_WALKER_MACRO_THROTTLE_TIME_BASE_IDX 0
#define mmMMVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT 0x06a4
#define mmMMVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT_BASE_IDX 0
#define mmMMVML2_WALKER_MICRO_THROTTLE_TIME 0x06a5
#define mmMMVML2_WALKER_MICRO_THROTTLE_TIME_BASE_IDX 0
#define mmMMVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT 0x06a6
#define mmMMVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvml2vcdec
// base address: 0x69b00
#define mmMMVM_CONTEXT0_CNTL 0x06c0
#define mmMMVM_CONTEXT0_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT1_CNTL 0x06c1
#define mmMMVM_CONTEXT1_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT2_CNTL 0x06c2
#define mmMMVM_CONTEXT2_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT3_CNTL 0x06c3
#define mmMMVM_CONTEXT3_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT4_CNTL 0x06c4
#define mmMMVM_CONTEXT4_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT5_CNTL 0x06c5
#define mmMMVM_CONTEXT5_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT6_CNTL 0x06c6
#define mmMMVM_CONTEXT6_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT7_CNTL 0x06c7
#define mmMMVM_CONTEXT7_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT8_CNTL 0x06c8
#define mmMMVM_CONTEXT8_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT9_CNTL 0x06c9
#define mmMMVM_CONTEXT9_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT10_CNTL 0x06ca
#define mmMMVM_CONTEXT10_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT11_CNTL 0x06cb
#define mmMMVM_CONTEXT11_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT12_CNTL 0x06cc
#define mmMMVM_CONTEXT12_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT13_CNTL 0x06cd
#define mmMMVM_CONTEXT13_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT14_CNTL 0x06ce
#define mmMMVM_CONTEXT14_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXT15_CNTL 0x06cf
#define mmMMVM_CONTEXT15_CNTL_BASE_IDX 0
#define mmMMVM_CONTEXTS_DISABLE 0x06d0
#define mmMMVM_CONTEXTS_DISABLE_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG0_SEM 0x06d1
#define mmMMVM_INVALIDATE_ENG0_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG1_SEM 0x06d2
#define mmMMVM_INVALIDATE_ENG1_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG2_SEM 0x06d3
#define mmMMVM_INVALIDATE_ENG2_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG3_SEM 0x06d4
#define mmMMVM_INVALIDATE_ENG3_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG4_SEM 0x06d5
#define mmMMVM_INVALIDATE_ENG4_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG5_SEM 0x06d6
#define mmMMVM_INVALIDATE_ENG5_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG6_SEM 0x06d7
#define mmMMVM_INVALIDATE_ENG6_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG7_SEM 0x06d8
#define mmMMVM_INVALIDATE_ENG7_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG8_SEM 0x06d9
#define mmMMVM_INVALIDATE_ENG8_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG9_SEM 0x06da
#define mmMMVM_INVALIDATE_ENG9_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG10_SEM 0x06db
#define mmMMVM_INVALIDATE_ENG10_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG11_SEM 0x06dc
#define mmMMVM_INVALIDATE_ENG11_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG12_SEM 0x06dd
#define mmMMVM_INVALIDATE_ENG12_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG13_SEM 0x06de
#define mmMMVM_INVALIDATE_ENG13_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG14_SEM 0x06df
#define mmMMVM_INVALIDATE_ENG14_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG15_SEM 0x06e0
#define mmMMVM_INVALIDATE_ENG15_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG16_SEM 0x06e1
#define mmMMVM_INVALIDATE_ENG16_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG17_SEM 0x06e2
#define mmMMVM_INVALIDATE_ENG17_SEM_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG0_REQ 0x06e3
#define mmMMVM_INVALIDATE_ENG0_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG1_REQ 0x06e4
#define mmMMVM_INVALIDATE_ENG1_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG2_REQ 0x06e5
#define mmMMVM_INVALIDATE_ENG2_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG3_REQ 0x06e6
#define mmMMVM_INVALIDATE_ENG3_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG4_REQ 0x06e7
#define mmMMVM_INVALIDATE_ENG4_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG5_REQ 0x06e8
#define mmMMVM_INVALIDATE_ENG5_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG6_REQ 0x06e9
#define mmMMVM_INVALIDATE_ENG6_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG7_REQ 0x06ea
#define mmMMVM_INVALIDATE_ENG7_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG8_REQ 0x06eb
#define mmMMVM_INVALIDATE_ENG8_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG9_REQ 0x06ec
#define mmMMVM_INVALIDATE_ENG9_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG10_REQ 0x06ed
#define mmMMVM_INVALIDATE_ENG10_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG11_REQ 0x06ee
#define mmMMVM_INVALIDATE_ENG11_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG12_REQ 0x06ef
#define mmMMVM_INVALIDATE_ENG12_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG13_REQ 0x06f0
#define mmMMVM_INVALIDATE_ENG13_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG14_REQ 0x06f1
#define mmMMVM_INVALIDATE_ENG14_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG15_REQ 0x06f2
#define mmMMVM_INVALIDATE_ENG15_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG16_REQ 0x06f3
#define mmMMVM_INVALIDATE_ENG16_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG17_REQ 0x06f4
#define mmMMVM_INVALIDATE_ENG17_REQ_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG0_ACK 0x06f5
#define mmMMVM_INVALIDATE_ENG0_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG1_ACK 0x06f6
#define mmMMVM_INVALIDATE_ENG1_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG2_ACK 0x06f7
#define mmMMVM_INVALIDATE_ENG2_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG3_ACK 0x06f8
#define mmMMVM_INVALIDATE_ENG3_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG4_ACK 0x06f9
#define mmMMVM_INVALIDATE_ENG4_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG5_ACK 0x06fa
#define mmMMVM_INVALIDATE_ENG5_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG6_ACK 0x06fb
#define mmMMVM_INVALIDATE_ENG6_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG7_ACK 0x06fc
#define mmMMVM_INVALIDATE_ENG7_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG8_ACK 0x06fd
#define mmMMVM_INVALIDATE_ENG8_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG9_ACK 0x06fe
#define mmMMVM_INVALIDATE_ENG9_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG10_ACK 0x06ff
#define mmMMVM_INVALIDATE_ENG10_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG11_ACK 0x0700
#define mmMMVM_INVALIDATE_ENG11_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG12_ACK 0x0701
#define mmMMVM_INVALIDATE_ENG12_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG13_ACK 0x0702
#define mmMMVM_INVALIDATE_ENG13_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG14_ACK 0x0703
#define mmMMVM_INVALIDATE_ENG14_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG15_ACK 0x0704
#define mmMMVM_INVALIDATE_ENG15_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG16_ACK 0x0705
#define mmMMVM_INVALIDATE_ENG16_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG17_ACK 0x0706
#define mmMMVM_INVALIDATE_ENG17_ACK_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_LO32 0x0707
#define mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_HI32 0x0708
#define mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 0x0709
#define mmMMVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG1_ADDR_RANGE_HI32 0x070a
#define mmMMVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG2_ADDR_RANGE_LO32 0x070b
#define mmMMVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG2_ADDR_RANGE_HI32 0x070c
#define mmMMVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG3_ADDR_RANGE_LO32 0x070d
#define mmMMVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG3_ADDR_RANGE_HI32 0x070e
#define mmMMVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG4_ADDR_RANGE_LO32 0x070f
#define mmMMVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG4_ADDR_RANGE_HI32 0x0710
#define mmMMVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG5_ADDR_RANGE_LO32 0x0711
#define mmMMVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG5_ADDR_RANGE_HI32 0x0712
#define mmMMVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG6_ADDR_RANGE_LO32 0x0713
#define mmMMVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG6_ADDR_RANGE_HI32 0x0714
#define mmMMVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG7_ADDR_RANGE_LO32 0x0715
#define mmMMVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG7_ADDR_RANGE_HI32 0x0716
#define mmMMVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG8_ADDR_RANGE_LO32 0x0717
#define mmMMVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG8_ADDR_RANGE_HI32 0x0718
#define mmMMVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG9_ADDR_RANGE_LO32 0x0719
#define mmMMVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG9_ADDR_RANGE_HI32 0x071a
#define mmMMVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG10_ADDR_RANGE_LO32 0x071b
#define mmMMVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG10_ADDR_RANGE_HI32 0x071c
#define mmMMVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG11_ADDR_RANGE_LO32 0x071d
#define mmMMVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG11_ADDR_RANGE_HI32 0x071e
#define mmMMVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG12_ADDR_RANGE_LO32 0x071f
#define mmMMVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG12_ADDR_RANGE_HI32 0x0720
#define mmMMVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG13_ADDR_RANGE_LO32 0x0721
#define mmMMVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG13_ADDR_RANGE_HI32 0x0722
#define mmMMVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG14_ADDR_RANGE_LO32 0x0723
#define mmMMVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG14_ADDR_RANGE_HI32 0x0724
#define mmMMVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG15_ADDR_RANGE_LO32 0x0725
#define mmMMVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG15_ADDR_RANGE_HI32 0x0726
#define mmMMVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG16_ADDR_RANGE_LO32 0x0727
#define mmMMVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG16_ADDR_RANGE_HI32 0x0728
#define mmMMVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG17_ADDR_RANGE_LO32 0x0729
#define mmMMVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX 0
#define mmMMVM_INVALIDATE_ENG17_ADDR_RANGE_HI32 0x072a
#define mmMMVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32 0x072b
#define mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32 0x072c
#define mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 0x072d
#define mmMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32 0x072e
#define mmMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32 0x072f
#define mmMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32 0x0730
#define mmMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32 0x0731
#define mmMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32 0x0732
#define mmMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32 0x0733
#define mmMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32 0x0734
#define mmMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32 0x0735
#define mmMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32 0x0736
#define mmMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32 0x0737
#define mmMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32 0x0738
#define mmMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32 0x0739
#define mmMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32 0x073a
#define mmMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32 0x073b
#define mmMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32 0x073c
#define mmMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32 0x073d
#define mmMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32 0x073e
#define mmMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32 0x073f
#define mmMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32 0x0740
#define mmMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32 0x0741
#define mmMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32 0x0742
#define mmMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32 0x0743
#define mmMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32 0x0744
#define mmMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32 0x0745
#define mmMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32 0x0746
#define mmMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32 0x0747
#define mmMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32 0x0748
#define mmMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32 0x0749
#define mmMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32 0x074a
#define mmMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32 0x074b
#define mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32 0x074c
#define mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32 0x074d
#define mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32 0x074e
#define mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32 0x074f
#define mmMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32 0x0750
#define mmMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32 0x0751
#define mmMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32 0x0752
#define mmMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32 0x0753
#define mmMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32 0x0754
#define mmMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32 0x0755
#define mmMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32 0x0756
#define mmMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32 0x0757
#define mmMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32 0x0758
#define mmMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32 0x0759
#define mmMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32 0x075a
#define mmMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32 0x075b
#define mmMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32 0x075c
#define mmMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32 0x075d
#define mmMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32 0x075e
#define mmMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32 0x075f
#define mmMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32 0x0760
#define mmMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32 0x0761
#define mmMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32 0x0762
#define mmMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32 0x0763
#define mmMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32 0x0764
#define mmMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32 0x0765
#define mmMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32 0x0766
#define mmMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32 0x0767
#define mmMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32 0x0768
#define mmMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32 0x0769
#define mmMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32 0x076a
#define mmMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32 0x076b
#define mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32 0x076c
#define mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32 0x076d
#define mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32 0x076e
#define mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32 0x076f
#define mmMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32 0x0770
#define mmMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32 0x0771
#define mmMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32 0x0772
#define mmMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32 0x0773
#define mmMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32 0x0774
#define mmMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32 0x0775
#define mmMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32 0x0776
#define mmMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32 0x0777
#define mmMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32 0x0778
#define mmMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32 0x0779
#define mmMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32 0x077a
#define mmMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32 0x077b
#define mmMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32 0x077c
#define mmMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32 0x077d
#define mmMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32 0x077e
#define mmMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32 0x077f
#define mmMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32 0x0780
#define mmMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32 0x0781
#define mmMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32 0x0782
#define mmMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32 0x0783
#define mmMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32 0x0784
#define mmMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32 0x0785
#define mmMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32 0x0786
#define mmMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32 0x0787
#define mmMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32 0x0788
#define mmMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define mmMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32 0x0789
#define mmMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define mmMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32 0x078a
#define mmMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvml2pldec
// base address: 0x69e90
#define mmMMMC_VM_L2_PERFCOUNTER0_CFG 0x07a4
#define mmMMMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX 0
#define mmMMMC_VM_L2_PERFCOUNTER1_CFG 0x07a5
#define mmMMMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX 0
#define mmMMMC_VM_L2_PERFCOUNTER2_CFG 0x07a6
#define mmMMMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX 0
#define mmMMMC_VM_L2_PERFCOUNTER3_CFG 0x07a7
#define mmMMMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX 0
#define mmMMMC_VM_L2_PERFCOUNTER4_CFG 0x07a8
#define mmMMMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX 0
#define mmMMMC_VM_L2_PERFCOUNTER5_CFG 0x07a9
#define mmMMMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX 0
#define mmMMMC_VM_L2_PERFCOUNTER6_CFG 0x07aa
#define mmMMMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX 0
#define mmMMMC_VM_L2_PERFCOUNTER7_CFG 0x07ab
#define mmMMMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX 0
#define mmMMMC_VM_L2_PERFCOUNTER_RSLT_CNTL 0x07ac
#define mmMMMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvml2prdec
// base address: 0x69ee0
#define mmMMMC_VM_L2_PERFCOUNTER_LO 0x07b8
#define mmMMMC_VM_L2_PERFCOUNTER_LO_BASE_IDX 0
#define mmMMMC_VM_L2_PERFCOUNTER_HI 0x07b9
#define mmMMMC_VM_L2_PERFCOUNTER_HI_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvmsharedhvdec
// base address: 0x69f30
#define mmMMMC_VM_FB_SIZE_OFFSET_VF0 0x07cc
#define mmMMMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF1 0x07cd
#define mmMMMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF2 0x07ce
#define mmMMMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF3 0x07cf
#define mmMMMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF4 0x07d0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF5 0x07d1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF6 0x07d2
#define mmMMMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF7 0x07d3
#define mmMMMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF8 0x07d4
#define mmMMMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF9 0x07d5
#define mmMMMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF10 0x07d6
#define mmMMMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF11 0x07d7
#define mmMMMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF12 0x07d8
#define mmMMMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF13 0x07d9
#define mmMMMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF14 0x07da
#define mmMMMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF15 0x07db
#define mmMMMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF16 0x07dc
#define mmMMMC_VM_FB_SIZE_OFFSET_VF16_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF17 0x07dd
#define mmMMMC_VM_FB_SIZE_OFFSET_VF17_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF18 0x07de
#define mmMMMC_VM_FB_SIZE_OFFSET_VF18_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF19 0x07df
#define mmMMMC_VM_FB_SIZE_OFFSET_VF19_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF20 0x07e0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF20_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF21 0x07e1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF21_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF22 0x07e2
#define mmMMMC_VM_FB_SIZE_OFFSET_VF22_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF23 0x07e3
#define mmMMMC_VM_FB_SIZE_OFFSET_VF23_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF24 0x07e4
#define mmMMMC_VM_FB_SIZE_OFFSET_VF24_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF25 0x07e5
#define mmMMMC_VM_FB_SIZE_OFFSET_VF25_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF26 0x07e6
#define mmMMMC_VM_FB_SIZE_OFFSET_VF26_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF27 0x07e7
#define mmMMMC_VM_FB_SIZE_OFFSET_VF27_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF28 0x07e8
#define mmMMMC_VM_FB_SIZE_OFFSET_VF28_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF29 0x07e9
#define mmMMMC_VM_FB_SIZE_OFFSET_VF29_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF30 0x07ea
#define mmMMMC_VM_FB_SIZE_OFFSET_VF30_BASE_IDX 0
#define mmMMMC_VM_FB_SIZE_OFFSET_VF31 0x07eb
#define mmMMMC_VM_FB_SIZE_OFFSET_VF31_BASE_IDX 0
#define mmMMVM_IOMMU_MMIO_CNTRL_1 0x07ec
#define mmMMVM_IOMMU_MMIO_CNTRL_1_BASE_IDX 0
#define mmMMMC_VM_MARC_BASE_LO_0 0x07ed
#define mmMMMC_VM_MARC_BASE_LO_0_BASE_IDX 0
#define mmMMMC_VM_MARC_BASE_LO_1 0x07ee
#define mmMMMC_VM_MARC_BASE_LO_1_BASE_IDX 0
#define mmMMMC_VM_MARC_BASE_LO_2 0x07ef
#define mmMMMC_VM_MARC_BASE_LO_2_BASE_IDX 0
#define mmMMMC_VM_MARC_BASE_LO_3 0x07f0
#define mmMMMC_VM_MARC_BASE_LO_3_BASE_IDX 0
#define mmMMMC_VM_MARC_BASE_HI_0 0x07f1
#define mmMMMC_VM_MARC_BASE_HI_0_BASE_IDX 0
#define mmMMMC_VM_MARC_BASE_HI_1 0x07f2
#define mmMMMC_VM_MARC_BASE_HI_1_BASE_IDX 0
#define mmMMMC_VM_MARC_BASE_HI_2 0x07f3
#define mmMMMC_VM_MARC_BASE_HI_2_BASE_IDX 0
#define mmMMMC_VM_MARC_BASE_HI_3 0x07f4
#define mmMMMC_VM_MARC_BASE_HI_3_BASE_IDX 0
#define mmMMMC_VM_MARC_RELOC_LO_0 0x07f5
#define mmMMMC_VM_MARC_RELOC_LO_0_BASE_IDX 0
#define mmMMMC_VM_MARC_RELOC_LO_1 0x07f6
#define mmMMMC_VM_MARC_RELOC_LO_1_BASE_IDX 0
#define mmMMMC_VM_MARC_RELOC_LO_2 0x07f7
#define mmMMMC_VM_MARC_RELOC_LO_2_BASE_IDX 0
#define mmMMMC_VM_MARC_RELOC_LO_3 0x07f8
#define mmMMMC_VM_MARC_RELOC_LO_3_BASE_IDX 0
#define mmMMMC_VM_MARC_RELOC_HI_0 0x07f9
#define mmMMMC_VM_MARC_RELOC_HI_0_BASE_IDX 0
#define mmMMMC_VM_MARC_RELOC_HI_1 0x07fa
#define mmMMMC_VM_MARC_RELOC_HI_1_BASE_IDX 0
#define mmMMMC_VM_MARC_RELOC_HI_2 0x07fb
#define mmMMMC_VM_MARC_RELOC_HI_2_BASE_IDX 0
#define mmMMMC_VM_MARC_RELOC_HI_3 0x07fc
#define mmMMMC_VM_MARC_RELOC_HI_3_BASE_IDX 0
#define mmMMMC_VM_MARC_LEN_LO_0 0x07fd
#define mmMMMC_VM_MARC_LEN_LO_0_BASE_IDX 0
#define mmMMMC_VM_MARC_LEN_LO_1 0x07fe
#define mmMMMC_VM_MARC_LEN_LO_1_BASE_IDX 0
#define mmMMMC_VM_MARC_LEN_LO_2 0x07ff
#define mmMMMC_VM_MARC_LEN_LO_2_BASE_IDX 0
#define mmMMMC_VM_MARC_LEN_LO_3 0x0800
#define mmMMMC_VM_MARC_LEN_LO_3_BASE_IDX 0
#define mmMMMC_VM_MARC_LEN_HI_0 0x0801
#define mmMMMC_VM_MARC_LEN_HI_0_BASE_IDX 0
#define mmMMMC_VM_MARC_LEN_HI_1 0x0802
#define mmMMMC_VM_MARC_LEN_HI_1_BASE_IDX 0
#define mmMMMC_VM_MARC_LEN_HI_2 0x0803
#define mmMMMC_VM_MARC_LEN_HI_2_BASE_IDX 0
#define mmMMMC_VM_MARC_LEN_HI_3 0x0804
#define mmMMMC_VM_MARC_LEN_HI_3_BASE_IDX 0
#define mmMMVM_IOMMU_CONTROL_REGISTER 0x0805
#define mmMMVM_IOMMU_CONTROL_REGISTER_BASE_IDX 0
#define mmMMVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER 0x0806
#define mmMMVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL 0x0807
#define mmMMVM_PCIE_ATS_CNTL_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_0 0x0808
#define mmMMVM_PCIE_ATS_CNTL_VF_0_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_1 0x0809
#define mmMMVM_PCIE_ATS_CNTL_VF_1_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_2 0x080a
#define mmMMVM_PCIE_ATS_CNTL_VF_2_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_3 0x080b
#define mmMMVM_PCIE_ATS_CNTL_VF_3_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_4 0x080c
#define mmMMVM_PCIE_ATS_CNTL_VF_4_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_5 0x080d
#define mmMMVM_PCIE_ATS_CNTL_VF_5_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_6 0x080e
#define mmMMVM_PCIE_ATS_CNTL_VF_6_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_7 0x080f
#define mmMMVM_PCIE_ATS_CNTL_VF_7_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_8 0x0810
#define mmMMVM_PCIE_ATS_CNTL_VF_8_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_9 0x0811
#define mmMMVM_PCIE_ATS_CNTL_VF_9_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_10 0x0812
#define mmMMVM_PCIE_ATS_CNTL_VF_10_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_11 0x0813
#define mmMMVM_PCIE_ATS_CNTL_VF_11_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_12 0x0814
#define mmMMVM_PCIE_ATS_CNTL_VF_12_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_13 0x0815
#define mmMMVM_PCIE_ATS_CNTL_VF_13_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_14 0x0816
#define mmMMVM_PCIE_ATS_CNTL_VF_14_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_15 0x0817
#define mmMMVM_PCIE_ATS_CNTL_VF_15_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_16 0x0818
#define mmMMVM_PCIE_ATS_CNTL_VF_16_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_17 0x0819
#define mmMMVM_PCIE_ATS_CNTL_VF_17_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_18 0x081a
#define mmMMVM_PCIE_ATS_CNTL_VF_18_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_19 0x081b
#define mmMMVM_PCIE_ATS_CNTL_VF_19_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_20 0x081c
#define mmMMVM_PCIE_ATS_CNTL_VF_20_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_21 0x081d
#define mmMMVM_PCIE_ATS_CNTL_VF_21_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_22 0x081e
#define mmMMVM_PCIE_ATS_CNTL_VF_22_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_23 0x081f
#define mmMMVM_PCIE_ATS_CNTL_VF_23_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_24 0x0820
#define mmMMVM_PCIE_ATS_CNTL_VF_24_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_25 0x0821
#define mmMMVM_PCIE_ATS_CNTL_VF_25_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_26 0x0822
#define mmMMVM_PCIE_ATS_CNTL_VF_26_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_27 0x0823
#define mmMMVM_PCIE_ATS_CNTL_VF_27_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_28 0x0824
#define mmMMVM_PCIE_ATS_CNTL_VF_28_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_29 0x0825
#define mmMMVM_PCIE_ATS_CNTL_VF_29_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_30 0x0826
#define mmMMVM_PCIE_ATS_CNTL_VF_30_BASE_IDX 0
#define mmMMVM_PCIE_ATS_CNTL_VF_31 0x0827
#define mmMMVM_PCIE_ATS_CNTL_VF_31_BASE_IDX 0
#define mmMMUTCL2_CGTT_CLK_CTRL 0x0828
#define mmMMUTCL2_CGTT_CLK_CTRL_BASE_IDX 0
#define mmMMMC_SHARED_ACTIVE_FCN_ID 0x0829
#define mmMMMC_SHARED_ACTIVE_FCN_ID_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvmsharedpfdec
// base address: 0x6a140
#define mmMMMC_VM_NB_MMIOBASE 0x0850
#define mmMMMC_VM_NB_MMIOBASE_BASE_IDX 0
#define mmMMMC_VM_NB_MMIOLIMIT 0x0851
#define mmMMMC_VM_NB_MMIOLIMIT_BASE_IDX 0
#define mmMMMC_VM_NB_PCI_CTRL 0x0852
#define mmMMMC_VM_NB_PCI_CTRL_BASE_IDX 0
#define mmMMMC_VM_NB_PCI_ARB 0x0853
#define mmMMMC_VM_NB_PCI_ARB_BASE_IDX 0
#define mmMMMC_VM_NB_TOP_OF_DRAM_SLOT1 0x0854
#define mmMMMC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX 0
#define mmMMMC_VM_NB_LOWER_TOP_OF_DRAM2 0x0855
#define mmMMMC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX 0
#define mmMMMC_VM_NB_UPPER_TOP_OF_DRAM2 0x0856
#define mmMMMC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX 0
#define mmMMMC_VM_FB_OFFSET 0x0857
#define mmMMMC_VM_FB_OFFSET_BASE_IDX 0
#define mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB 0x0858
#define mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX 0
#define mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB 0x0859
#define mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX 0
#define mmMMMC_VM_STEERING 0x085a
#define mmMMMC_VM_STEERING_BASE_IDX 0
#define mmMMMC_SHARED_VIRT_RESET_REQ 0x085b
#define mmMMMC_SHARED_VIRT_RESET_REQ_BASE_IDX 0
#define mmMMMC_MEM_POWER_LS 0x085c
#define mmMMMC_MEM_POWER_LS_BASE_IDX 0
#define mmMMMC_VM_CACHEABLE_DRAM_ADDRESS_START 0x085d
#define mmMMMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX 0
#define mmMMMC_VM_CACHEABLE_DRAM_ADDRESS_END 0x085e
#define mmMMMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX 0
#define mmMMMC_VM_APT_CNTL 0x085f
#define mmMMMC_VM_APT_CNTL_BASE_IDX 0
#define mmMMMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL 0x0860
#define mmMMMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX 0
#define mmMMMC_VM_LOCAL_HBM_ADDRESS_START 0x0861
#define mmMMMC_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX 0
#define mmMMMC_VM_LOCAL_HBM_ADDRESS_END 0x0862
#define mmMMMC_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX 0
#define mmMMMC_SHARED_VIRT_RESET_REQ2 0x0863
#define mmMMMC_SHARED_VIRT_RESET_REQ2_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvmsharedvcdec
// base address: 0x6a1b0
#define mmMMMC_VM_FB_LOCATION_BASE 0x086c
#define mmMMMC_VM_FB_LOCATION_BASE_BASE_IDX 0
#define mmMMMC_VM_FB_LOCATION_TOP 0x086d
#define mmMMMC_VM_FB_LOCATION_TOP_BASE_IDX 0
#define mmMMMC_VM_AGP_TOP 0x086e
#define mmMMMC_VM_AGP_TOP_BASE_IDX 0
#define mmMMMC_VM_AGP_BOT 0x086f
#define mmMMMC_VM_AGP_BOT_BASE_IDX 0
#define mmMMMC_VM_AGP_BASE 0x0870
#define mmMMMC_VM_AGP_BASE_BASE_IDX 0
#define mmMMMC_VM_SYSTEM_APERTURE_LOW_ADDR 0x0871
#define mmMMMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX 0
#define mmMMMC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x0872
#define mmMMMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX 0
#define mmMMMC_VM_MX_L1_TLB_CNTL 0x0873
#define mmMMMC_VM_MX_L1_TLB_CNTL_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmatcl2pfcntrdec
// base address: 0x6a200
#define mmMM_ATC_L2_PERFCOUNTER_LO 0x0880
#define mmMM_ATC_L2_PERFCOUNTER_LO_BASE_IDX 0
#define mmMM_ATC_L2_PERFCOUNTER_HI 0x0881
#define mmMM_ATC_L2_PERFCOUNTER_HI_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmatcl2pfcntldec
// base address: 0x6a220
#define mmMM_ATC_L2_PERFCOUNTER0_CFG 0x0888
#define mmMM_ATC_L2_PERFCOUNTER0_CFG_BASE_IDX 0
#define mmMM_ATC_L2_PERFCOUNTER1_CFG 0x0889
#define mmMM_ATC_L2_PERFCOUNTER1_CFG_BASE_IDX 0
#define mmMM_ATC_L2_PERFCOUNTER_RSLT_CNTL 0x088a
#define mmMM_ATC_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#endif
|