aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/include/asic_reg/umc/umc_8_7_0_offset.h
blob: 3685766c4d566b89d936f3cb4bdd4b55e0a54b42 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
/*
 * Copyright (C) 2020  Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */
#ifndef _umc_8_7_0_OFFSET_HEADER
#define _umc_8_7_0_OFFSET_HEADER

#define mmUMCCH0_0_GeccErrCntSel                                  0x0328
#define mmUMCCH0_0_GeccErrCntSel_BASE_IDX                         0
#define mmUMCCH0_0_GeccErrCnt                                     0x0329
#define mmUMCCH0_0_GeccErrCnt_BASE_IDX                            0
#define mmMCA_UMC_UMC0_MCUMC_STATUST0                             0x03c2
#define mmMCA_UMC_UMC0_MCUMC_STATUST0_BASE_IDX                    0
#define mmMCA_UMC_UMC0_MCUMC_ADDRT0                               0x03c4
#define mmMCA_UMC_UMC0_MCUMC_ADDRT0_BASE_IDX      		  0

#endif