1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
|
/*
* Copyright 2012 Red Hat Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
* Authors: Ben Skeggs
*/
#include "priv.h"
#include <core/device.h>
#include <core/gpuobj.h>
#include <subdev/fb.h>
#include <subdev/mmu.h>
struct gf100_bar_priv_vm {
struct nvkm_gpuobj *mem;
struct nvkm_gpuobj *pgd;
struct nvkm_vm *vm;
};
struct gf100_bar_priv {
struct nvkm_bar base;
spinlock_t lock;
struct gf100_bar_priv_vm bar[2];
};
static int
gf100_bar_kmap(struct nvkm_bar *bar, struct nvkm_mem *mem, u32 flags,
struct nvkm_vma *vma)
{
struct gf100_bar_priv *priv = (void *)bar;
int ret;
ret = nvkm_vm_get(priv->bar[0].vm, mem->size << 12, 12, flags, vma);
if (ret)
return ret;
nvkm_vm_map(vma, mem);
return 0;
}
static int
gf100_bar_umap(struct nvkm_bar *bar, struct nvkm_mem *mem, u32 flags,
struct nvkm_vma *vma)
{
struct gf100_bar_priv *priv = (void *)bar;
int ret;
ret = nvkm_vm_get(priv->bar[1].vm, mem->size << 12,
mem->page_shift, flags, vma);
if (ret)
return ret;
nvkm_vm_map(vma, mem);
return 0;
}
static void
gf100_bar_unmap(struct nvkm_bar *bar, struct nvkm_vma *vma)
{
nvkm_vm_unmap(vma);
nvkm_vm_put(vma);
}
static int
gf100_bar_ctor_vm(struct gf100_bar_priv *priv, struct gf100_bar_priv_vm *bar_vm,
int bar_nr)
{
struct nvkm_device *device = nv_device(&priv->base);
struct nvkm_vm *vm;
resource_size_t bar_len;
int ret;
ret = nvkm_gpuobj_new(nv_object(priv), NULL, 0x1000, 0, 0,
&bar_vm->mem);
if (ret)
return ret;
ret = nvkm_gpuobj_new(nv_object(priv), NULL, 0x8000, 0, 0,
&bar_vm->pgd);
if (ret)
return ret;
bar_len = nv_device_resource_len(device, bar_nr);
ret = nvkm_vm_new(device, 0, bar_len, 0, &vm);
if (ret)
return ret;
atomic_inc(&vm->engref[NVDEV_SUBDEV_BAR]);
/*
* Bootstrap page table lookup.
*/
if (bar_nr == 3) {
ret = nvkm_gpuobj_new(nv_object(priv), NULL,
(bar_len >> 12) * 8, 0x1000,
NVOBJ_FLAG_ZERO_ALLOC,
&vm->pgt[0].obj[0]);
vm->pgt[0].refcount[0] = 1;
if (ret)
return ret;
}
ret = nvkm_vm_ref(vm, &bar_vm->vm, bar_vm->pgd);
nvkm_vm_ref(NULL, &vm, NULL);
if (ret)
return ret;
nv_wo32(bar_vm->mem, 0x0200, lower_32_bits(bar_vm->pgd->addr));
nv_wo32(bar_vm->mem, 0x0204, upper_32_bits(bar_vm->pgd->addr));
nv_wo32(bar_vm->mem, 0x0208, lower_32_bits(bar_len - 1));
nv_wo32(bar_vm->mem, 0x020c, upper_32_bits(bar_len - 1));
return 0;
}
int
gf100_bar_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
struct nvkm_oclass *oclass, void *data, u32 size,
struct nvkm_object **pobject)
{
struct nvkm_device *device = nv_device(parent);
struct gf100_bar_priv *priv;
bool has_bar3 = nv_device_resource_len(device, 3) != 0;
int ret;
ret = nvkm_bar_create(parent, engine, oclass, &priv);
*pobject = nv_object(priv);
if (ret)
return ret;
/* BAR3 */
if (has_bar3) {
ret = gf100_bar_ctor_vm(priv, &priv->bar[0], 3);
if (ret)
return ret;
}
/* BAR1 */
ret = gf100_bar_ctor_vm(priv, &priv->bar[1], 1);
if (ret)
return ret;
if (has_bar3) {
priv->base.alloc = nvkm_bar_alloc;
priv->base.kmap = gf100_bar_kmap;
}
priv->base.umap = gf100_bar_umap;
priv->base.unmap = gf100_bar_unmap;
priv->base.flush = g84_bar_flush;
spin_lock_init(&priv->lock);
return 0;
}
void
gf100_bar_dtor(struct nvkm_object *object)
{
struct gf100_bar_priv *priv = (void *)object;
nvkm_vm_ref(NULL, &priv->bar[1].vm, priv->bar[1].pgd);
nvkm_gpuobj_ref(NULL, &priv->bar[1].pgd);
nvkm_gpuobj_ref(NULL, &priv->bar[1].mem);
if (priv->bar[0].vm) {
nvkm_gpuobj_ref(NULL, &priv->bar[0].vm->pgt[0].obj[0]);
nvkm_vm_ref(NULL, &priv->bar[0].vm, priv->bar[0].pgd);
}
nvkm_gpuobj_ref(NULL, &priv->bar[0].pgd);
nvkm_gpuobj_ref(NULL, &priv->bar[0].mem);
nvkm_bar_destroy(&priv->base);
}
int
gf100_bar_init(struct nvkm_object *object)
{
struct gf100_bar_priv *priv = (void *)object;
int ret;
ret = nvkm_bar_init(&priv->base);
if (ret)
return ret;
nv_mask(priv, 0x000200, 0x00000100, 0x00000000);
nv_mask(priv, 0x000200, 0x00000100, 0x00000100);
nv_wr32(priv, 0x001704, 0x80000000 | priv->bar[1].mem->addr >> 12);
if (priv->bar[0].mem)
nv_wr32(priv, 0x001714,
0xc0000000 | priv->bar[0].mem->addr >> 12);
return 0;
}
struct nvkm_oclass
gf100_bar_oclass = {
.handle = NV_SUBDEV(BAR, 0xc0),
.ofuncs = &(struct nvkm_ofuncs) {
.ctor = gf100_bar_ctor,
.dtor = gf100_bar_dtor,
.init = gf100_bar_init,
.fini = _nvkm_bar_fini,
},
};
|
