blob: 00ce2252bbfbe82efe10d3a1788ece96df5302c7 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
|
/* SPDX-License-Identifier: GPL-2.0
*
* Copyright 2016-2018 HabanaLabs, Ltd.
* All Rights Reserved.
*
*/
/************************************
** This is an auto-generated file **
** DO NOT EDIT BELOW **
************************************/
#ifndef ASIC_REG_MME2_RTR_REGS_H_
#define ASIC_REG_MME2_RTR_REGS_H_
/*
*****************************************
* MME2_RTR (Prototype: MME_RTR)
*****************************************
*/
#define mmMME2_RTR_HBW_RD_RQ_E_ARB 0x80100
#define mmMME2_RTR_HBW_RD_RQ_W_ARB 0x80104
#define mmMME2_RTR_HBW_RD_RQ_N_ARB 0x80108
#define mmMME2_RTR_HBW_RD_RQ_S_ARB 0x8010C
#define mmMME2_RTR_HBW_RD_RQ_L_ARB 0x80110
#define mmMME2_RTR_HBW_E_ARB_MAX 0x80120
#define mmMME2_RTR_HBW_W_ARB_MAX 0x80124
#define mmMME2_RTR_HBW_N_ARB_MAX 0x80128
#define mmMME2_RTR_HBW_S_ARB_MAX 0x8012C
#define mmMME2_RTR_HBW_L_ARB_MAX 0x80130
#define mmMME2_RTR_HBW_RD_RS_MAX_CREDIT 0x80140
#define mmMME2_RTR_HBW_WR_RQ_MAX_CREDIT 0x80144
#define mmMME2_RTR_HBW_RD_RQ_MAX_CREDIT 0x80148
#define mmMME2_RTR_HBW_RD_RS_E_ARB 0x80150
#define mmMME2_RTR_HBW_RD_RS_W_ARB 0x80154
#define mmMME2_RTR_HBW_RD_RS_N_ARB 0x80158
#define mmMME2_RTR_HBW_RD_RS_S_ARB 0x8015C
#define mmMME2_RTR_HBW_RD_RS_L_ARB 0x80160
#define mmMME2_RTR_HBW_WR_RQ_E_ARB 0x80170
#define mmMME2_RTR_HBW_WR_RQ_W_ARB 0x80174
#define mmMME2_RTR_HBW_WR_RQ_N_ARB 0x80178
#define mmMME2_RTR_HBW_WR_RQ_S_ARB 0x8017C
#define mmMME2_RTR_HBW_WR_RQ_L_ARB 0x80180
#define mmMME2_RTR_HBW_WR_RS_E_ARB 0x80190
#define mmMME2_RTR_HBW_WR_RS_W_ARB 0x80194
#define mmMME2_RTR_HBW_WR_RS_N_ARB 0x80198
#define mmMME2_RTR_HBW_WR_RS_S_ARB 0x8019C
#define mmMME2_RTR_HBW_WR_RS_L_ARB 0x801A0
#define mmMME2_RTR_LBW_RD_RQ_E_ARB 0x80200
#define mmMME2_RTR_LBW_RD_RQ_W_ARB 0x80204
#define mmMME2_RTR_LBW_RD_RQ_N_ARB 0x80208
#define mmMME2_RTR_LBW_RD_RQ_S_ARB 0x8020C
#define mmMME2_RTR_LBW_RD_RQ_L_ARB 0x80210
#define mmMME2_RTR_LBW_E_ARB_MAX 0x80220
#define mmMME2_RTR_LBW_W_ARB_MAX 0x80224
#define mmMME2_RTR_LBW_N_ARB_MAX 0x80228
#define mmMME2_RTR_LBW_S_ARB_MAX 0x8022C
#define mmMME2_RTR_LBW_L_ARB_MAX 0x80230
#define mmMME2_RTR_LBW_SRAM_MAX_CREDIT 0x80240
#define mmMME2_RTR_LBW_RD_RS_E_ARB 0x80250
#define mmMME2_RTR_LBW_RD_RS_W_ARB 0x80254
#define mmMME2_RTR_LBW_RD_RS_N_ARB 0x80258
#define mmMME2_RTR_LBW_RD_RS_S_ARB 0x8025C
#define mmMME2_RTR_LBW_RD_RS_L_ARB 0x80260
#define mmMME2_RTR_LBW_WR_RQ_E_ARB 0x80270
#define mmMME2_RTR_LBW_WR_RQ_W_ARB 0x80274
#define mmMME2_RTR_LBW_WR_RQ_N_ARB 0x80278
#define mmMME2_RTR_LBW_WR_RQ_S_ARB 0x8027C
#define mmMME2_RTR_LBW_WR_RQ_L_ARB 0x80280
#define mmMME2_RTR_LBW_WR_RS_E_ARB 0x80290
#define mmMME2_RTR_LBW_WR_RS_W_ARB 0x80294
#define mmMME2_RTR_LBW_WR_RS_N_ARB 0x80298
#define mmMME2_RTR_LBW_WR_RS_S_ARB 0x8029C
#define mmMME2_RTR_LBW_WR_RS_L_ARB 0x802A0
#define mmMME2_RTR_DBG_E_ARB 0x80300
#define mmMME2_RTR_DBG_W_ARB 0x80304
#define mmMME2_RTR_DBG_N_ARB 0x80308
#define mmMME2_RTR_DBG_S_ARB 0x8030C
#define mmMME2_RTR_DBG_L_ARB 0x80310
#define mmMME2_RTR_DBG_E_ARB_MAX 0x80320
#define mmMME2_RTR_DBG_W_ARB_MAX 0x80324
#define mmMME2_RTR_DBG_N_ARB_MAX 0x80328
#define mmMME2_RTR_DBG_S_ARB_MAX 0x8032C
#define mmMME2_RTR_DBG_L_ARB_MAX 0x80330
#define mmMME2_RTR_SPLIT_COEF_0 0x80400
#define mmMME2_RTR_SPLIT_COEF_1 0x80404
#define mmMME2_RTR_SPLIT_COEF_2 0x80408
#define mmMME2_RTR_SPLIT_COEF_3 0x8040C
#define mmMME2_RTR_SPLIT_COEF_4 0x80410
#define mmMME2_RTR_SPLIT_COEF_5 0x80414
#define mmMME2_RTR_SPLIT_COEF_6 0x80418
#define mmMME2_RTR_SPLIT_COEF_7 0x8041C
#define mmMME2_RTR_SPLIT_COEF_8 0x80420
#define mmMME2_RTR_SPLIT_COEF_9 0x80424
#define mmMME2_RTR_SPLIT_CFG 0x80440
#define mmMME2_RTR_SPLIT_RD_SAT 0x80444
#define mmMME2_RTR_SPLIT_RD_RST_TOKEN 0x80448
#define mmMME2_RTR_SPLIT_RD_TIMEOUT_0 0x8044C
#define mmMME2_RTR_SPLIT_RD_TIMEOUT_1 0x80450
#define mmMME2_RTR_SPLIT_WR_SAT 0x80454
#define mmMME2_RTR_WPLIT_WR_TST_TOLEN 0x80458
#define mmMME2_RTR_SPLIT_WR_TIMEOUT_0 0x8045C
#define mmMME2_RTR_SPLIT_WR_TIMEOUT_1 0x80460
#define mmMME2_RTR_HBW_RANGE_HIT 0x80470
#define mmMME2_RTR_HBW_RANGE_MASK_L_0 0x80480
#define mmMME2_RTR_HBW_RANGE_MASK_L_1 0x80484
#define mmMME2_RTR_HBW_RANGE_MASK_L_2 0x80488
#define mmMME2_RTR_HBW_RANGE_MASK_L_3 0x8048C
#define mmMME2_RTR_HBW_RANGE_MASK_L_4 0x80490
#define mmMME2_RTR_HBW_RANGE_MASK_L_5 0x80494
#define mmMME2_RTR_HBW_RANGE_MASK_L_6 0x80498
#define mmMME2_RTR_HBW_RANGE_MASK_L_7 0x8049C
#define mmMME2_RTR_HBW_RANGE_MASK_H_0 0x804A0
#define mmMME2_RTR_HBW_RANGE_MASK_H_1 0x804A4
#define mmMME2_RTR_HBW_RANGE_MASK_H_2 0x804A8
#define mmMME2_RTR_HBW_RANGE_MASK_H_3 0x804AC
#define mmMME2_RTR_HBW_RANGE_MASK_H_4 0x804B0
#define mmMME2_RTR_HBW_RANGE_MASK_H_5 0x804B4
#define mmMME2_RTR_HBW_RANGE_MASK_H_6 0x804B8
#define mmMME2_RTR_HBW_RANGE_MASK_H_7 0x804BC
#define mmMME2_RTR_HBW_RANGE_BASE_L_0 0x804C0
#define mmMME2_RTR_HBW_RANGE_BASE_L_1 0x804C4
#define mmMME2_RTR_HBW_RANGE_BASE_L_2 0x804C8
#define mmMME2_RTR_HBW_RANGE_BASE_L_3 0x804CC
#define mmMME2_RTR_HBW_RANGE_BASE_L_4 0x804D0
#define mmMME2_RTR_HBW_RANGE_BASE_L_5 0x804D4
#define mmMME2_RTR_HBW_RANGE_BASE_L_6 0x804D8
#define mmMME2_RTR_HBW_RANGE_BASE_L_7 0x804DC
#define mmMME2_RTR_HBW_RANGE_BASE_H_0 0x804E0
#define mmMME2_RTR_HBW_RANGE_BASE_H_1 0x804E4
#define mmMME2_RTR_HBW_RANGE_BASE_H_2 0x804E8
#define mmMME2_RTR_HBW_RANGE_BASE_H_3 0x804EC
#define mmMME2_RTR_HBW_RANGE_BASE_H_4 0x804F0
#define mmMME2_RTR_HBW_RANGE_BASE_H_5 0x804F4
#define mmMME2_RTR_HBW_RANGE_BASE_H_6 0x804F8
#define mmMME2_RTR_HBW_RANGE_BASE_H_7 0x804FC
#define mmMME2_RTR_LBW_RANGE_HIT 0x80500
#define mmMME2_RTR_LBW_RANGE_MASK_0 0x80510
#define mmMME2_RTR_LBW_RANGE_MASK_1 0x80514
#define mmMME2_RTR_LBW_RANGE_MASK_2 0x80518
#define mmMME2_RTR_LBW_RANGE_MASK_3 0x8051C
#define mmMME2_RTR_LBW_RANGE_MASK_4 0x80520
#define mmMME2_RTR_LBW_RANGE_MASK_5 0x80524
#define mmMME2_RTR_LBW_RANGE_MASK_6 0x80528
#define mmMME2_RTR_LBW_RANGE_MASK_7 0x8052C
#define mmMME2_RTR_LBW_RANGE_MASK_8 0x80530
#define mmMME2_RTR_LBW_RANGE_MASK_9 0x80534
#define mmMME2_RTR_LBW_RANGE_MASK_10 0x80538
#define mmMME2_RTR_LBW_RANGE_MASK_11 0x8053C
#define mmMME2_RTR_LBW_RANGE_MASK_12 0x80540
#define mmMME2_RTR_LBW_RANGE_MASK_13 0x80544
#define mmMME2_RTR_LBW_RANGE_MASK_14 0x80548
#define mmMME2_RTR_LBW_RANGE_MASK_15 0x8054C
#define mmMME2_RTR_LBW_RANGE_BASE_0 0x80550
#define mmMME2_RTR_LBW_RANGE_BASE_1 0x80554
#define mmMME2_RTR_LBW_RANGE_BASE_2 0x80558
#define mmMME2_RTR_LBW_RANGE_BASE_3 0x8055C
#define mmMME2_RTR_LBW_RANGE_BASE_4 0x80560
#define mmMME2_RTR_LBW_RANGE_BASE_5 0x80564
#define mmMME2_RTR_LBW_RANGE_BASE_6 0x80568
#define mmMME2_RTR_LBW_RANGE_BASE_7 0x8056C
#define mmMME2_RTR_LBW_RANGE_BASE_8 0x80570
#define mmMME2_RTR_LBW_RANGE_BASE_9 0x80574
#define mmMME2_RTR_LBW_RANGE_BASE_10 0x80578
#define mmMME2_RTR_LBW_RANGE_BASE_11 0x8057C
#define mmMME2_RTR_LBW_RANGE_BASE_12 0x80580
#define mmMME2_RTR_LBW_RANGE_BASE_13 0x80584
#define mmMME2_RTR_LBW_RANGE_BASE_14 0x80588
#define mmMME2_RTR_LBW_RANGE_BASE_15 0x8058C
#define mmMME2_RTR_RGLTR 0x80590
#define mmMME2_RTR_RGLTR_WR_RESULT 0x80594
#define mmMME2_RTR_RGLTR_RD_RESULT 0x80598
#define mmMME2_RTR_SCRAMB_EN 0x80600
#define mmMME2_RTR_NON_LIN_SCRAMB 0x80604
#endif /* ASIC_REG_MME2_RTR_REGS_H_ */
|