drivers/misc/habanalabs/include/goya/asic_reg/mme3_rtr_regs.h


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331

/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2018 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_MME3_RTR_REGS_H_
#define ASIC_REG_MME3_RTR_REGS_H_

/*
 *****************************************
 *   MME3_RTR (Prototype: MME_RTR)
 *****************************************
 */

#define mmMME3_RTR_HBW_RD_RQ_E_ARB                                   0xC0100

#define mmMME3_RTR_HBW_RD_RQ_W_ARB                                   0xC0104

#define mmMME3_RTR_HBW_RD_RQ_N_ARB                                   0xC0108

#define mmMME3_RTR_HBW_RD_RQ_S_ARB                                   0xC010C

#define mmMME3_RTR_HBW_RD_RQ_L_ARB                                   0xC0110

#define mmMME3_RTR_HBW_E_ARB_MAX                                     0xC0120

#define mmMME3_RTR_HBW_W_ARB_MAX                                     0xC0124

#define mmMME3_RTR_HBW_N_ARB_MAX                                     0xC0128

#define mmMME3_RTR_HBW_S_ARB_MAX                                     0xC012C

#define mmMME3_RTR_HBW_L_ARB_MAX                                     0xC0130

#define mmMME3_RTR_HBW_RD_RS_MAX_CREDIT                              0xC0140

#define mmMME3_RTR_HBW_WR_RQ_MAX_CREDIT                              0xC0144

#define mmMME3_RTR_HBW_RD_RQ_MAX_CREDIT                              0xC0148

#define mmMME3_RTR_HBW_RD_RS_E_ARB                                   0xC0150

#define mmMME3_RTR_HBW_RD_RS_W_ARB                                   0xC0154

#define mmMME3_RTR_HBW_RD_RS_N_ARB                                   0xC0158

#define mmMME3_RTR_HBW_RD_RS_S_ARB                                   0xC015C

#define mmMME3_RTR_HBW_RD_RS_L_ARB                                   0xC0160

#define mmMME3_RTR_HBW_WR_RQ_E_ARB                                   0xC0170

#define mmMME3_RTR_HBW_WR_RQ_W_ARB                                   0xC0174

#define mmMME3_RTR_HBW_WR_RQ_N_ARB                                   0xC0178

#define mmMME3_RTR_HBW_WR_RQ_S_ARB                                   0xC017C

#define mmMME3_RTR_HBW_WR_RQ_L_ARB                                   0xC0180

#define mmMME3_RTR_HBW_WR_RS_E_ARB                                   0xC0190

#define mmMME3_RTR_HBW_WR_RS_W_ARB                                   0xC0194

#define mmMME3_RTR_HBW_WR_RS_N_ARB                                   0xC0198

#define mmMME3_RTR_HBW_WR_RS_S_ARB                                   0xC019C

#define mmMME3_RTR_HBW_WR_RS_L_ARB                                   0xC01A0

#define mmMME3_RTR_LBW_RD_RQ_E_ARB                                   0xC0200

#define mmMME3_RTR_LBW_RD_RQ_W_ARB                                   0xC0204

#define mmMME3_RTR_LBW_RD_RQ_N_ARB                                   0xC0208

#define mmMME3_RTR_LBW_RD_RQ_S_ARB                                   0xC020C

#define mmMME3_RTR_LBW_RD_RQ_L_ARB                                   0xC0210

#define mmMME3_RTR_LBW_E_ARB_MAX                                     0xC0220

#define mmMME3_RTR_LBW_W_ARB_MAX                                     0xC0224

#define mmMME3_RTR_LBW_N_ARB_MAX                                     0xC0228

#define mmMME3_RTR_LBW_S_ARB_MAX                                     0xC022C

#define mmMME3_RTR_LBW_L_ARB_MAX                                     0xC0230

#define mmMME3_RTR_LBW_SRAM_MAX_CREDIT                               0xC0240

#define mmMME3_RTR_LBW_RD_RS_E_ARB                                   0xC0250

#define mmMME3_RTR_LBW_RD_RS_W_ARB                                   0xC0254

#define mmMME3_RTR_LBW_RD_RS_N_ARB                                   0xC0258

#define mmMME3_RTR_LBW_RD_RS_S_ARB                                   0xC025C

#define mmMME3_RTR_LBW_RD_RS_L_ARB                                   0xC0260

#define mmMME3_RTR_LBW_WR_RQ_E_ARB                                   0xC0270

#define mmMME3_RTR_LBW_WR_RQ_W_ARB                                   0xC0274

#define mmMME3_RTR_LBW_WR_RQ_N_ARB                                   0xC0278

#define mmMME3_RTR_LBW_WR_RQ_S_ARB                                   0xC027C

#define mmMME3_RTR_LBW_WR_RQ_L_ARB                                   0xC0280

#define mmMME3_RTR_LBW_WR_RS_E_ARB                                   0xC0290

#define mmMME3_RTR_LBW_WR_RS_W_ARB                                   0xC0294

#define mmMME3_RTR_LBW_WR_RS_N_ARB                                   0xC0298

#define mmMME3_RTR_LBW_WR_RS_S_ARB                                   0xC029C

#define mmMME3_RTR_LBW_WR_RS_L_ARB                                   0xC02A0

#define mmMME3_RTR_DBG_E_ARB                                         0xC0300

#define mmMME3_RTR_DBG_W_ARB                                         0xC0304

#define mmMME3_RTR_DBG_N_ARB                                         0xC0308

#define mmMME3_RTR_DBG_S_ARB                                         0xC030C

#define mmMME3_RTR_DBG_L_ARB                                         0xC0310

#define mmMME3_RTR_DBG_E_ARB_MAX                                     0xC0320

#define mmMME3_RTR_DBG_W_ARB_MAX                                     0xC0324

#define mmMME3_RTR_DBG_N_ARB_MAX                                     0xC0328

#define mmMME3_RTR_DBG_S_ARB_MAX                                     0xC032C

#define mmMME3_RTR_DBG_L_ARB_MAX                                     0xC0330

#define mmMME3_RTR_SPLIT_COEF_0                                      0xC0400

#define mmMME3_RTR_SPLIT_COEF_1                                      0xC0404

#define mmMME3_RTR_SPLIT_COEF_2                                      0xC0408

#define mmMME3_RTR_SPLIT_COEF_3                                      0xC040C

#define mmMME3_RTR_SPLIT_COEF_4                                      0xC0410

#define mmMME3_RTR_SPLIT_COEF_5                                      0xC0414

#define mmMME3_RTR_SPLIT_COEF_6                                      0xC0418

#define mmMME3_RTR_SPLIT_COEF_7                                      0xC041C

#define mmMME3_RTR_SPLIT_COEF_8                                      0xC0420

#define mmMME3_RTR_SPLIT_COEF_9                                      0xC0424

#define mmMME3_RTR_SPLIT_CFG                                         0xC0440

#define mmMME3_RTR_SPLIT_RD_SAT                                      0xC0444

#define mmMME3_RTR_SPLIT_RD_RST_TOKEN                                0xC0448

#define mmMME3_RTR_SPLIT_RD_TIMEOUT_0                                0xC044C

#define mmMME3_RTR_SPLIT_RD_TIMEOUT_1                                0xC0450

#define mmMME3_RTR_SPLIT_WR_SAT                                      0xC0454

#define mmMME3_RTR_WPLIT_WR_TST_TOLEN                                0xC0458

#define mmMME3_RTR_SPLIT_WR_TIMEOUT_0                                0xC045C

#define mmMME3_RTR_SPLIT_WR_TIMEOUT_1                                0xC0460

#define mmMME3_RTR_HBW_RANGE_HIT                                     0xC0470

#define mmMME3_RTR_HBW_RANGE_MASK_L_0                                0xC0480

#define mmMME3_RTR_HBW_RANGE_MASK_L_1                                0xC0484

#define mmMME3_RTR_HBW_RANGE_MASK_L_2                                0xC0488

#define mmMME3_RTR_HBW_RANGE_MASK_L_3                                0xC048C

#define mmMME3_RTR_HBW_RANGE_MASK_L_4                                0xC0490

#define mmMME3_RTR_HBW_RANGE_MASK_L_5                                0xC0494

#define mmMME3_RTR_HBW_RANGE_MASK_L_6                                0xC0498

#define mmMME3_RTR_HBW_RANGE_MASK_L_7                                0xC049C

#define mmMME3_RTR_HBW_RANGE_MASK_H_0                                0xC04A0

#define mmMME3_RTR_HBW_RANGE_MASK_H_1                                0xC04A4

#define mmMME3_RTR_HBW_RANGE_MASK_H_2                                0xC04A8

#define mmMME3_RTR_HBW_RANGE_MASK_H_3                                0xC04AC

#define mmMME3_RTR_HBW_RANGE_MASK_H_4                                0xC04B0

#define mmMME3_RTR_HBW_RANGE_MASK_H_5                                0xC04B4

#define mmMME3_RTR_HBW_RANGE_MASK_H_6                                0xC04B8

#define mmMME3_RTR_HBW_RANGE_MASK_H_7                                0xC04BC

#define mmMME3_RTR_HBW_RANGE_BASE_L_0                                0xC04C0

#define mmMME3_RTR_HBW_RANGE_BASE_L_1                                0xC04C4

#define mmMME3_RTR_HBW_RANGE_BASE_L_2                                0xC04C8

#define mmMME3_RTR_HBW_RANGE_BASE_L_3                                0xC04CC

#define mmMME3_RTR_HBW_RANGE_BASE_L_4                                0xC04D0

#define mmMME3_RTR_HBW_RANGE_BASE_L_5                                0xC04D4

#define mmMME3_RTR_HBW_RANGE_BASE_L_6                                0xC04D8

#define mmMME3_RTR_HBW_RANGE_BASE_L_7                                0xC04DC

#define mmMME3_RTR_HBW_RANGE_BASE_H_0                                0xC04E0

#define mmMME3_RTR_HBW_RANGE_BASE_H_1                                0xC04E4

#define mmMME3_RTR_HBW_RANGE_BASE_H_2                                0xC04E8

#define mmMME3_RTR_HBW_RANGE_BASE_H_3                                0xC04EC

#define mmMME3_RTR_HBW_RANGE_BASE_H_4                                0xC04F0

#define mmMME3_RTR_HBW_RANGE_BASE_H_5                                0xC04F4

#define mmMME3_RTR_HBW_RANGE_BASE_H_6                                0xC04F8

#define mmMME3_RTR_HBW_RANGE_BASE_H_7                                0xC04FC

#define mmMME3_RTR_LBW_RANGE_HIT                                     0xC0500

#define mmMME3_RTR_LBW_RANGE_MASK_0                                  0xC0510

#define mmMME3_RTR_LBW_RANGE_MASK_1                                  0xC0514

#define mmMME3_RTR_LBW_RANGE_MASK_2                                  0xC0518

#define mmMME3_RTR_LBW_RANGE_MASK_3                                  0xC051C

#define mmMME3_RTR_LBW_RANGE_MASK_4                                  0xC0520

#define mmMME3_RTR_LBW_RANGE_MASK_5                                  0xC0524

#define mmMME3_RTR_LBW_RANGE_MASK_6                                  0xC0528

#define mmMME3_RTR_LBW_RANGE_MASK_7                                  0xC052C

#define mmMME3_RTR_LBW_RANGE_MASK_8                                  0xC0530

#define mmMME3_RTR_LBW_RANGE_MASK_9                                  0xC0534

#define mmMME3_RTR_LBW_RANGE_MASK_10                                 0xC0538

#define mmMME3_RTR_LBW_RANGE_MASK_11                                 0xC053C

#define mmMME3_RTR_LBW_RANGE_MASK_12                                 0xC0540

#define mmMME3_RTR_LBW_RANGE_MASK_13                                 0xC0544

#define mmMME3_RTR_LBW_RANGE_MASK_14                                 0xC0548

#define mmMME3_RTR_LBW_RANGE_MASK_15                                 0xC054C

#define mmMME3_RTR_LBW_RANGE_BASE_0                                  0xC0550

#define mmMME3_RTR_LBW_RANGE_BASE_1                                  0xC0554

#define mmMME3_RTR_LBW_RANGE_BASE_2                                  0xC0558

#define mmMME3_RTR_LBW_RANGE_BASE_3                                  0xC055C

#define mmMME3_RTR_LBW_RANGE_BASE_4                                  0xC0560

#define mmMME3_RTR_LBW_RANGE_BASE_5                                  0xC0564

#define mmMME3_RTR_LBW_RANGE_BASE_6                                  0xC0568

#define mmMME3_RTR_LBW_RANGE_BASE_7                                  0xC056C

#define mmMME3_RTR_LBW_RANGE_BASE_8                                  0xC0570

#define mmMME3_RTR_LBW_RANGE_BASE_9                                  0xC0574

#define mmMME3_RTR_LBW_RANGE_BASE_10                                 0xC0578

#define mmMME3_RTR_LBW_RANGE_BASE_11                                 0xC057C

#define mmMME3_RTR_LBW_RANGE_BASE_12                                 0xC0580

#define mmMME3_RTR_LBW_RANGE_BASE_13                                 0xC0584

#define mmMME3_RTR_LBW_RANGE_BASE_14                                 0xC0588

#define mmMME3_RTR_LBW_RANGE_BASE_15                                 0xC058C

#define mmMME3_RTR_RGLTR                                             0xC0590

#define mmMME3_RTR_RGLTR_WR_RESULT                                   0xC0594

#define mmMME3_RTR_RGLTR_RD_RESULT                                   0xC0598

#define mmMME3_RTR_SCRAMB_EN                                         0xC0600

#define mmMME3_RTR_NON_LIN_SCRAMB                                    0xC0604

#endif /* ASIC_REG_MME3_RTR_REGS_H_ */