drivers/misc/habanalabs/include/goya/asic_reg/pci_nrtr_regs.h


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226

/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2018 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_PCI_NRTR_REGS_H_
#define ASIC_REG_PCI_NRTR_REGS_H_

/*
 *****************************************
 *   PCI_NRTR (Prototype: IF_NRTR)
 *****************************************
 */

#define mmPCI_NRTR_HBW_MAX_CRED                                      0x100

#define mmPCI_NRTR_LBW_MAX_CRED                                      0x120

#define mmPCI_NRTR_DBG_E_ARB                                         0x300

#define mmPCI_NRTR_DBG_W_ARB                                         0x304

#define mmPCI_NRTR_DBG_N_ARB                                         0x308

#define mmPCI_NRTR_DBG_S_ARB                                         0x30C

#define mmPCI_NRTR_DBG_L_ARB                                         0x310

#define mmPCI_NRTR_DBG_E_ARB_MAX                                     0x320

#define mmPCI_NRTR_DBG_W_ARB_MAX                                     0x324

#define mmPCI_NRTR_DBG_N_ARB_MAX                                     0x328

#define mmPCI_NRTR_DBG_S_ARB_MAX                                     0x32C

#define mmPCI_NRTR_DBG_L_ARB_MAX                                     0x330

#define mmPCI_NRTR_SPLIT_COEF_0                                      0x400

#define mmPCI_NRTR_SPLIT_COEF_1                                      0x404

#define mmPCI_NRTR_SPLIT_COEF_2                                      0x408

#define mmPCI_NRTR_SPLIT_COEF_3                                      0x40C

#define mmPCI_NRTR_SPLIT_COEF_4                                      0x410

#define mmPCI_NRTR_SPLIT_COEF_5                                      0x414

#define mmPCI_NRTR_SPLIT_COEF_6                                      0x418

#define mmPCI_NRTR_SPLIT_COEF_7                                      0x41C

#define mmPCI_NRTR_SPLIT_COEF_8                                      0x420

#define mmPCI_NRTR_SPLIT_COEF_9                                      0x424

#define mmPCI_NRTR_SPLIT_CFG                                         0x440

#define mmPCI_NRTR_SPLIT_RD_SAT                                      0x444

#define mmPCI_NRTR_SPLIT_RD_RST_TOKEN                                0x448

#define mmPCI_NRTR_SPLIT_RD_TIMEOUT_0                                0x44C

#define mmPCI_NRTR_SPLIT_RD_TIMEOUT_1                                0x450

#define mmPCI_NRTR_SPLIT_WR_SAT                                      0x454

#define mmPCI_NRTR_WPLIT_WR_TST_TOLEN                                0x458

#define mmPCI_NRTR_SPLIT_WR_TIMEOUT_0                                0x45C

#define mmPCI_NRTR_SPLIT_WR_TIMEOUT_1                                0x460

#define mmPCI_NRTR_HBW_RANGE_HIT                                     0x470

#define mmPCI_NRTR_HBW_RANGE_MASK_L_0                                0x480

#define mmPCI_NRTR_HBW_RANGE_MASK_L_1                                0x484

#define mmPCI_NRTR_HBW_RANGE_MASK_L_2                                0x488

#define mmPCI_NRTR_HBW_RANGE_MASK_L_3                                0x48C

#define mmPCI_NRTR_HBW_RANGE_MASK_L_4                                0x490

#define mmPCI_NRTR_HBW_RANGE_MASK_L_5                                0x494

#define mmPCI_NRTR_HBW_RANGE_MASK_L_6                                0x498

#define mmPCI_NRTR_HBW_RANGE_MASK_L_7                                0x49C

#define mmPCI_NRTR_HBW_RANGE_MASK_H_0                                0x4A0

#define mmPCI_NRTR_HBW_RANGE_MASK_H_1                                0x4A4

#define mmPCI_NRTR_HBW_RANGE_MASK_H_2                                0x4A8

#define mmPCI_NRTR_HBW_RANGE_MASK_H_3                                0x4AC

#define mmPCI_NRTR_HBW_RANGE_MASK_H_4                                0x4B0

#define mmPCI_NRTR_HBW_RANGE_MASK_H_5                                0x4B4

#define mmPCI_NRTR_HBW_RANGE_MASK_H_6                                0x4B8

#define mmPCI_NRTR_HBW_RANGE_MASK_H_7                                0x4BC

#define mmPCI_NRTR_HBW_RANGE_BASE_L_0                                0x4C0

#define mmPCI_NRTR_HBW_RANGE_BASE_L_1                                0x4C4

#define mmPCI_NRTR_HBW_RANGE_BASE_L_2                                0x4C8

#define mmPCI_NRTR_HBW_RANGE_BASE_L_3                                0x4CC

#define mmPCI_NRTR_HBW_RANGE_BASE_L_4                                0x4D0

#define mmPCI_NRTR_HBW_RANGE_BASE_L_5                                0x4D4

#define mmPCI_NRTR_HBW_RANGE_BASE_L_6                                0x4D8

#define mmPCI_NRTR_HBW_RANGE_BASE_L_7                                0x4DC

#define mmPCI_NRTR_HBW_RANGE_BASE_H_0                                0x4E0

#define mmPCI_NRTR_HBW_RANGE_BASE_H_1                                0x4E4

#define mmPCI_NRTR_HBW_RANGE_BASE_H_2                                0x4E8

#define mmPCI_NRTR_HBW_RANGE_BASE_H_3                                0x4EC

#define mmPCI_NRTR_HBW_RANGE_BASE_H_4                                0x4F0

#define mmPCI_NRTR_HBW_RANGE_BASE_H_5                                0x4F4

#define mmPCI_NRTR_HBW_RANGE_BASE_H_6                                0x4F8

#define mmPCI_NRTR_HBW_RANGE_BASE_H_7                                0x4FC

#define mmPCI_NRTR_LBW_RANGE_HIT                                     0x500

#define mmPCI_NRTR_LBW_RANGE_MASK_0                                  0x510

#define mmPCI_NRTR_LBW_RANGE_MASK_1                                  0x514

#define mmPCI_NRTR_LBW_RANGE_MASK_2                                  0x518

#define mmPCI_NRTR_LBW_RANGE_MASK_3                                  0x51C

#define mmPCI_NRTR_LBW_RANGE_MASK_4                                  0x520

#define mmPCI_NRTR_LBW_RANGE_MASK_5                                  0x524

#define mmPCI_NRTR_LBW_RANGE_MASK_6                                  0x528

#define mmPCI_NRTR_LBW_RANGE_MASK_7                                  0x52C

#define mmPCI_NRTR_LBW_RANGE_MASK_8                                  0x530

#define mmPCI_NRTR_LBW_RANGE_MASK_9                                  0x534

#define mmPCI_NRTR_LBW_RANGE_MASK_10                                 0x538

#define mmPCI_NRTR_LBW_RANGE_MASK_11                                 0x53C

#define mmPCI_NRTR_LBW_RANGE_MASK_12                                 0x540

#define mmPCI_NRTR_LBW_RANGE_MASK_13                                 0x544

#define mmPCI_NRTR_LBW_RANGE_MASK_14                                 0x548

#define mmPCI_NRTR_LBW_RANGE_MASK_15                                 0x54C

#define mmPCI_NRTR_LBW_RANGE_BASE_0                                  0x550

#define mmPCI_NRTR_LBW_RANGE_BASE_1                                  0x554

#define mmPCI_NRTR_LBW_RANGE_BASE_2                                  0x558

#define mmPCI_NRTR_LBW_RANGE_BASE_3                                  0x55C

#define mmPCI_NRTR_LBW_RANGE_BASE_4                                  0x560

#define mmPCI_NRTR_LBW_RANGE_BASE_5                                  0x564

#define mmPCI_NRTR_LBW_RANGE_BASE_6                                  0x568

#define mmPCI_NRTR_LBW_RANGE_BASE_7                                  0x56C

#define mmPCI_NRTR_LBW_RANGE_BASE_8                                  0x570

#define mmPCI_NRTR_LBW_RANGE_BASE_9                                  0x574

#define mmPCI_NRTR_LBW_RANGE_BASE_10                                 0x578

#define mmPCI_NRTR_LBW_RANGE_BASE_11                                 0x57C

#define mmPCI_NRTR_LBW_RANGE_BASE_12                                 0x580

#define mmPCI_NRTR_LBW_RANGE_BASE_13                                 0x584

#define mmPCI_NRTR_LBW_RANGE_BASE_14                                 0x588

#define mmPCI_NRTR_LBW_RANGE_BASE_15                                 0x58C

#define mmPCI_NRTR_RGLTR                                             0x590

#define mmPCI_NRTR_RGLTR_WR_RESULT                                   0x594

#define mmPCI_NRTR_RGLTR_RD_RESULT                                   0x598

#define mmPCI_NRTR_SCRAMB_EN                                         0x600

#define mmPCI_NRTR_NON_LIN_SCRAMB                                    0x604

#endif /* ASIC_REG_PCI_NRTR_REGS_H_ */