blob: d4bf0e1db4df87dea684fce99648794166467b30 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
|
/* SPDX-License-Identifier: GPL-2.0
*
* Copyright 2016-2018 HabanaLabs, Ltd.
* All Rights Reserved.
*
*/
/************************************
** This is an auto-generated file **
** DO NOT EDIT BELOW **
************************************/
#ifndef ASIC_REG_PSOC_GLOBAL_CONF_MASKS_H_
#define ASIC_REG_PSOC_GLOBAL_CONF_MASKS_H_
/*
*****************************************
* PSOC_GLOBAL_CONF (Prototype: GLOBAL_CONF)
*****************************************
*/
/* PSOC_GLOBAL_CONF_NON_RST_FLOPS */
#define PSOC_GLOBAL_CONF_NON_RST_FLOPS_VAL_SHIFT 0
#define PSOC_GLOBAL_CONF_NON_RST_FLOPS_VAL_MASK 0xFFFFFFFF
/* PSOC_GLOBAL_CONF_PCI_FW_FSM */
#define PSOC_GLOBAL_CONF_PCI_FW_FSM_EN_SHIFT 0
#define PSOC_GLOBAL_CONF_PCI_FW_FSM_EN_MASK 0x1
/* PSOC_GLOBAL_CONF_BOOT_SEQ_RE_START */
#define PSOC_GLOBAL_CONF_BOOT_SEQ_RE_START_IND_SHIFT 0
#define PSOC_GLOBAL_CONF_BOOT_SEQ_RE_START_IND_MASK 0x1
/* PSOC_GLOBAL_CONF_BTM_FSM */
#define PSOC_GLOBAL_CONF_BTM_FSM_STATE_SHIFT 0
#define PSOC_GLOBAL_CONF_BTM_FSM_STATE_MASK 0xF
/* PSOC_GLOBAL_CONF_SW_BTM_FSM */
#define PSOC_GLOBAL_CONF_SW_BTM_FSM_CTRL_SHIFT 0
#define PSOC_GLOBAL_CONF_SW_BTM_FSM_CTRL_MASK 0xF
/* PSOC_GLOBAL_CONF_SW_BOOT_SEQ_FSM */
#define PSOC_GLOBAL_CONF_SW_BOOT_SEQ_FSM_CTRL_SHIFT 0
#define PSOC_GLOBAL_CONF_SW_BOOT_SEQ_FSM_CTRL_MASK 0xF
/* PSOC_GLOBAL_CONF_BOOT_SEQ_TIMEOUT */
#define PSOC_GLOBAL_CONF_BOOT_SEQ_TIMEOUT_VAL_SHIFT 0
#define PSOC_GLOBAL_CONF_BOOT_SEQ_TIMEOUT_VAL_MASK 0xFFFFFFFF
/* PSOC_GLOBAL_CONF_SPI_MEM_EN */
#define PSOC_GLOBAL_CONF_SPI_MEM_EN_IND_SHIFT 0
#define PSOC_GLOBAL_CONF_SPI_MEM_EN_IND_MASK 0x1
/* PSOC_GLOBAL_CONF_PRSTN */
#define PSOC_GLOBAL_CONF_PRSTN_VAL_SHIFT 0
#define PSOC_GLOBAL_CONF_PRSTN_VAL_MASK 0x1
/* PSOC_GLOBAL_CONF_PCIE_EN */
#define PSOC_GLOBAL_CONF_PCIE_EN_MASK_SHIFT 0
#define PSOC_GLOBAL_CONF_PCIE_EN_MASK_MASK 0x1
/* PSOC_GLOBAL_CONF_SPI_IMG_STS */
#define PSOC_GLOBAL_CONF_SPI_IMG_STS_PRI_SHIFT 0
#define PSOC_GLOBAL_CONF_SPI_IMG_STS_PRI_MASK 0x1
#define PSOC_GLOBAL_CONF_SPI_IMG_STS_SEC_SHIFT 1
#define PSOC_GLOBAL_CONF_SPI_IMG_STS_SEC_MASK 0x2
#define PSOC_GLOBAL_CONF_SPI_IMG_STS_PRSTN_SHIFT 2
#define PSOC_GLOBAL_CONF_SPI_IMG_STS_PRSTN_MASK 0x4
#define PSOC_GLOBAL_CONF_SPI_IMG_STS_PCI_SHIFT 3
#define PSOC_GLOBAL_CONF_SPI_IMG_STS_PCI_MASK 0x8
/* PSOC_GLOBAL_CONF_BOOT_SEQ_FSM */
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_IDLE_SHIFT 0
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_IDLE_MASK 0x1
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_BOOT_INIT_SHIFT 1
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_BOOT_INIT_MASK 0x2
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_SPI_PRI_SHIFT 2
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_SPI_PRI_MASK 0x4
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_SPI_SEC_SHIFT 3
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_SPI_SEC_MASK 0x8
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_SPI_PRSTN_SHIFT 4
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_SPI_PRSTN_MASK 0x10
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_SPI_PCIE_SHIFT 5
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_SPI_PCIE_MASK 0x20
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_ROM_SHIFT 6
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_ROM_MASK 0x40
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_PCLK_READY_SHIFT 7
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_PCLK_READY_MASK 0x80
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_LTSSM_EN_SHIFT 8
#define PSOC_GLOBAL_CONF_BOOT_SEQ_FSM_LTSSM_EN_MASK 0x100
/* PSOC_GLOBAL_CONF_SCRATCHPAD */
#define PSOC_GLOBAL_CONF_SCRATCHPAD_REG_SHIFT 0
#define PSOC_GLOBAL_CONF_SCRATCHPAD_REG_MASK 0xFFFFFFFF
/* PSOC_GLOBAL_CONF_SEMAPHORE */
#define PSOC_GLOBAL_CONF_SEMAPHORE_REG_SHIFT 0
#define PSOC_GLOBAL_CONF_SEMAPHORE_REG_MASK 0xFFFFFFFF
/* PSOC_GLOBAL_CONF_WARM_REBOOT */
#define PSOC_GLOBAL_CONF_WARM_REBOOT_CNTR_SHIFT 0
#define PSOC_GLOBAL_CONF_WARM_REBOOT_CNTR_MASK 0xFFFFFFFF
/* PSOC_GLOBAL_CONF_UBOOT_MAGIC */
#define PSOC_GLOBAL_CONF_UBOOT_MAGIC_VAL_SHIFT 0
#define PSOC_GLOBAL_CONF_UBOOT_MAGIC_VAL_MASK 0xFFFFFFFF
/* PSOC_GLOBAL_CONF_SPL_SOURCE */
#define PSOC_GLOBAL_CONF_SPL_SOURCE_VAL_SHIFT 0
#define PSOC_GLOBAL_CONF_SPL_SOURCE_VAL_MASK 0x7
/* PSOC_GLOBAL_CONF_I2C_MSTR1_DBG */
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_S_GEN_SHIFT 0
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_S_GEN_MASK 0x1
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_P_GEN_SHIFT 1
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_P_GEN_MASK 0x2
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_DATA_SHIFT 2
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_DATA_MASK 0x4
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_ADDR_SHIFT 3
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_ADDR_MASK 0x8
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_RD_SHIFT 4
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_RD_MASK 0x10
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_WR_SHIFT 5
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_WR_MASK 0x20
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_HS_SHIFT 6
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_HS_MASK 0x40
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_MASTER_ACT_SHIFT 7
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_MASTER_ACT_MASK 0x80
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_SLAVE_ACT_SHIFT 8
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_SLAVE_ACT_MASK 0x100
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_ADDR_10BIT_SHIFT 9
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_ADDR_10BIT_MASK 0x200
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_MST_CSTATE_SHIFT 10
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_MST_CSTATE_MASK 0x7C00
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_SLV_CSTATE_SHIFT 15
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_SLV_CSTATE_MASK 0x78000
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_IC_EN_SHIFT 19
#define PSOC_GLOBAL_CONF_I2C_MSTR1_DBG_IC_EN_MASK 0x80000
/* PSOC_GLOBAL_CONF_I2C_SLV */
#define PSOC_GLOBAL_CONF_I2C_SLV_CPU_CTRL_SHIFT 0
#define PSOC_GLOBAL_CONF_I2C_SLV_CPU_CTRL_MASK 0x1
/* PSOC_GLOBAL_CONF_I2C_SLV_INTR_MASK */
#define PSOC_GLOBAL_CONF_I2C_SLV_INTR_MASK_FLD_INT_SHIFT 0
#define PSOC_GLOBAL_CONF_I2C_SLV_INTR_MASK_FLD_INT_MASK 0x1
/* PSOC_GLOBAL_CONF_APP_STATUS */
#define PSOC_GLOBAL_CONF_APP_STATUS_IND_SHIFT 0
#define PSOC_GLOBAL_CONF_APP_STATUS_IND_MASK 0xFFFFFFFF
/* PSOC_GLOBAL_CONF_BTL_STS */
#define PSOC_GLOBAL_CONF_BTL_STS_DONE_SHIFT 0
#define PSOC_GLOBAL_CONF_BTL_STS_DONE_MASK 0x1
#define PSOC_GLOBAL_CONF_BTL_STS_FAIL_SHIFT 4
#define PSOC_GLOBAL_CONF_BTL_STS_FAIL_MASK 0x10
#define PSOC_GLOBAL_CONF_BTL_STS_FAIL_CODE_SHIFT 8
#define PSOC_GLOBAL_CONF_BTL_STS_FAIL_CODE_MASK 0xF00
/* PSOC_GLOBAL_CONF_TIMEOUT_INTR */
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_GPIO_0_SHIFT 0
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_GPIO_0_MASK 0x1
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_GPIO_1_SHIFT 1
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_GPIO_1_MASK 0x2
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_GPIO_2_SHIFT 2
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_GPIO_2_MASK 0x4
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_GPIO_3_SHIFT 3
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_GPIO_3_MASK 0x8
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_GPIO_4_SHIFT 4
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_GPIO_4_MASK 0x10
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_TIMER_SHIFT 5
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_TIMER_MASK 0x20
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_UART_0_SHIFT 6
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_UART_0_MASK 0x40
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_UART_1_SHIFT 7
#define PSOC_GLOBAL_CONF_TIMEOUT_INTR_UART_1_MASK 0x80
/* PSOC_GLOBAL_CONF_COMB_TIMEOUT_INTR */
#define PSOC_GLOBAL_CONF_COMB_TIMEOUT_INTR_IND_SHIFT 0
#define PSOC_GLOBAL_CONF_COMB_TIMEOUT_INTR_IND_MASK 0x1
/* PSOC_GLOBAL_CONF_PERIPH_INTR */
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_0_TX_SHIFT 0
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_0_TX_MASK 0x1
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_0_RX_SHIFT 1
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_0_RX_MASK 0x2
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_0_TXOVR_SHIFT 2
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_0_TXOVR_MASK 0x4
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_0_RXOVR_SHIFT 3
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_0_RXOVR_MASK 0x8
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_1_TX_SHIFT 4
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_1_TX_MASK 0x10
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_1_RX_SHIFT 5
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_1_RX_MASK 0x20
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_1_TXOVR_SHIFT 6
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_1_TXOVR_MASK 0x40
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_1_RXOVR_SHIFT 7
#define PSOC_GLOBAL_CONF_PERIPH_INTR_UART_1_RXOVR_MASK 0x80
#define PSOC_GLOBAL_CONF_PERIPH_INTR_EMMC_SHIFT 12
#define PSOC_GLOBAL_CONF_PERIPH_INTR_EMMC_MASK 0x1000
#define PSOC_GLOBAL_CONF_PERIPH_INTR_EMMC_WAKEUP_SHIFT 13
#define PSOC_GLOBAL_CONF_PERIPH_INTR_EMMC_WAKEUP_MASK 0x2000
#define PSOC_GLOBAL_CONF_PERIPH_INTR_MII_SHIFT 16
#define PSOC_GLOBAL_CONF_PERIPH_INTR_MII_MASK 0x10000
/* PSOC_GLOBAL_CONF_COMB_PERIPH_INTR */
#define PSOC_GLOBAL_CONF_COMB_PERIPH_INTR_IND_SHIFT 0
#define PSOC_GLOBAL_CONF_COMB_PERIPH_INTR_IND_MASK 0x1
/* PSOC_GLOBAL_CONF_AXI_ERR_INTR */
#define PSOC_GLOBAL_CONF_AXI_ERR_INTR_IND_SHIFT 0
#define PSOC_GLOBAL_CONF_AXI_ERR_INTR_IND_MASK 0x1
/* PSOC_GLOBAL_CONF_TARGETID */
#define PSOC_GLOBAL_CONF_TARGETID_TDESIGNER_SHIFT 1
#define PSOC_GLOBAL_CONF_TARGETID_TDESIGNER_MASK 0xFFE
#define PSOC_GLOBAL_CONF_TARGETID_TPARTNO_SHIFT 12
#define PSOC_GLOBAL_CONF_TARGETID_TPARTNO_MASK 0xFFFF000
#define PSOC_GLOBAL_CONF_TARGETID_TREVISION_SHIFT 28
#define PSOC_GLOBAL_CONF_TARGETID_TREVISION_MASK 0xF0000000
/* PSOC_GLOBAL_CONF_EMMC_INT_VOL_STABLE */
#define PSOC_GLOBAL_CONF_EMMC_INT_VOL_STABLE_IND_SHIFT 0
#define PSOC_GLOBAL_CONF_EMMC_INT_VOL_STABLE_IND_MASK 0x1
/* PSOC_GLOBAL_CONF_MII_ADDR */
#define PSOC_GLOBAL_CONF_MII_ADDR_VAL_SHIFT 0
#define PSOC_GLOBAL_CONF_MII_ADDR_VAL_MASK 0xFF
/* PSOC_GLOBAL_CONF_MII_SPEED */
#define PSOC_GLOBAL_CONF_MII_SPEED_VAL_SHIFT 0
#define PSOC_GLOBAL_CONF_MII_SPEED_VAL_MASK 0x3
/* PSOC_GLOBAL_CONF_BOOT_STRAP_PINS */
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_CPOL_SHIFT 0
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_CPOL_MASK 0x1
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_CPHA_SHIFT 1
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_CPHA_MASK 0x2
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_BTL_EN_SHIFT 2
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_BTL_EN_MASK 0x4
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_BTL_ROM_EN_SHIFT 3
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_BTL_ROM_EN_MASK 0x8
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_PCIE_EN_SHIFT 4
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_PCIE_EN_MASK 0x10
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_I2C_SLV_ADDR_SHIFT 5
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_I2C_SLV_ADDR_MASK 0xFE0
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_BOOT_STG2_SRC_SHIFT 12
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_BOOT_STG2_SRC_MASK 0x3000
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_PLL_BPS_SHIFT 14
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_PLL_BPS_MASK 0x1FC000
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_SRIOV_EN_SHIFT 21
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_SRIOV_EN_MASK 0x200000
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_PLL_CFG_SHIFT 22
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_PLL_CFG_MASK 0x1C00000
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_MEM_REPAIR_BPS_SHIFT 25
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_MEM_REPAIR_BPS_MASK 0x2000000
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_SPARE_SHIFT 26
#define PSOC_GLOBAL_CONF_BOOT_STRAP_PINS_SPARE_MASK 0x1C000000
/* PSOC_GLOBAL_CONF_MEM_REPAIR_CTRL */
#define PSOC_GLOBAL_CONF_MEM_REPAIR_CTRL_SET_SHIFT 0
#define PSOC_GLOBAL_CONF_MEM_REPAIR_CTRL_SET_MASK 0x1
#define PSOC_GLOBAL_CONF_MEM_REPAIR_CTRL_CLR_SHIFT 1
#define PSOC_GLOBAL_CONF_MEM_REPAIR_CTRL_CLR_MASK 0x2
/* PSOC_GLOBAL_CONF_MEM_REPAIR_STS */
#define PSOC_GLOBAL_CONF_MEM_REPAIR_STS_IND_SHIFT 0
#define PSOC_GLOBAL_CONF_MEM_REPAIR_STS_IND_MASK 0x1
/* PSOC_GLOBAL_CONF_OUTSTANT_TRANS */
#define PSOC_GLOBAL_CONF_OUTSTANT_TRANS_RD_SHIFT 0
#define PSOC_GLOBAL_CONF_OUTSTANT_TRANS_RD_MASK 0x1
#define PSOC_GLOBAL_CONF_OUTSTANT_TRANS_WR_SHIFT 1
#define PSOC_GLOBAL_CONF_OUTSTANT_TRANS_WR_MASK 0x2
/* PSOC_GLOBAL_CONF_MASK_REQ */
#define PSOC_GLOBAL_CONF_MASK_REQ_IND_SHIFT 0
#define PSOC_GLOBAL_CONF_MASK_REQ_IND_MASK 0x1
/* PSOC_GLOBAL_CONF_PRSTN_RST_CFG */
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_PCI_SHIFT 0
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_PCI_MASK 0x1
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_PCI_IF_SHIFT 1
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_PCI_IF_MASK 0x2
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_PLL_SHIFT 2
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_PLL_MASK 0x1FC
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_TPC_SHIFT 9
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_TPC_MASK 0x200
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_MME_SHIFT 10
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_MME_MASK 0x400
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_MC_SHIFT 11
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_MC_MASK 0x800
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_CPU_SHIFT 12
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_CPU_MASK 0x1000
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_IC_IF_SHIFT 13
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_IC_IF_MASK 0x2000
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_PSOC_SHIFT 14
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_PSOC_MASK 0x4000
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_SRAM_SHIFT 15
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_SRAM_MASK 0x1F8000
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_DMA_SHIFT 21
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_DMA_MASK 0x200000
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_DMA_IF_SHIFT 22
#define PSOC_GLOBAL_CONF_PRSTN_RST_CFG_DMA_IF_MASK 0x400000
/* PSOC_GLOBAL_CONF_SW_ALL_RST_CFG */
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_PCI_SHIFT 0
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_PCI_MASK 0x1
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_PCI_IF_SHIFT 1
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_PCI_IF_MASK 0x2
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_PLL_SHIFT 2
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_PLL_MASK 0x1FC
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_TPC_SHIFT 9
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_TPC_MASK 0x200
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_MME_SHIFT 10
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_MME_MASK 0x400
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_MC_SHIFT 11
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_MC_MASK 0x800
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_CPU_SHIFT 12
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_CPU_MASK 0x1000
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_IC_IF_SHIFT 13
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_IC_IF_MASK 0x2000
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_PSOC_SHIFT 14
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_PSOC_MASK 0x4000
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_SRAM_SHIFT 15
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_SRAM_MASK 0x1F8000
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_DMA_SHIFT 21
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_DMA_MASK 0x200000
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_DMA_IF_SHIFT 22
#define PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_DMA_IF_MASK 0x400000
/* PSOC_GLOBAL_CONF_WD_RST_CFG */
#define PSOC_GLOBAL_CONF_WD_RST_CFG_PCI_SHIFT 0
#define PSOC_GLOBAL_CONF_WD_RST_CFG_PCI_MASK 0x1
#define PSOC_GLOBAL_CONF_WD_RST_CFG_PCI_IF_SHIFT 1
#define PSOC_GLOBAL_CONF_WD_RST_CFG_PCI_IF_MASK 0x2
#define PSOC_GLOBAL_CONF_WD_RST_CFG_PLL_SHIFT 2
#define PSOC_GLOBAL_CONF_WD_RST_CFG_PLL_MASK 0x1FC
#define PSOC_GLOBAL_CONF_WD_RST_CFG_TPC_SHIFT 9
#define PSOC_GLOBAL_CONF_WD_RST_CFG_TPC_MASK 0x200
#define PSOC_GLOBAL_CONF_WD_RST_CFG_MME_SHIFT 10
#define PSOC_GLOBAL_CONF_WD_RST_CFG_MME_MASK 0x400
#define PSOC_GLOBAL_CONF_WD_RST_CFG_MC_SHIFT 11
#define PSOC_GLOBAL_CONF_WD_RST_CFG_MC_MASK 0x800
#define PSOC_GLOBAL_CONF_WD_RST_CFG_CPU_SHIFT 12
#define PSOC_GLOBAL_CONF_WD_RST_CFG_CPU_MASK 0x1000
#define PSOC_GLOBAL_CONF_WD_RST_CFG_IC_IF_SHIFT 13
#define PSOC_GLOBAL_CONF_WD_RST_CFG_IC_IF_MASK 0x2000
#define PSOC_GLOBAL_CONF_WD_RST_CFG_PSOC_SHIFT 14
#define PSOC_GLOBAL_CONF_WD_RST_CFG_PSOC_MASK 0x4000
#define PSOC_GLOBAL_CONF_WD_RST_CFG_SRAM_SHIFT 15
#define PSOC_GLOBAL_CONF_WD_RST_CFG_SRAM_MASK 0x1F8000
#define PSOC_GLOBAL_CONF_WD_RST_CFG_DMA_SHIFT 21
#define PSOC_GLOBAL_CONF_WD_RST_CFG_DMA_MASK 0x200000
#define PSOC_GLOBAL_CONF_WD_RST_CFG_DMA_IF_SHIFT 22
#define PSOC_GLOBAL_CONF_WD_RST_CFG_DMA_IF_MASK 0x400000
/* PSOC_GLOBAL_CONF_MNL_RST_CFG */
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_PCI_SHIFT 0
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_PCI_MASK 0x1
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_PCI_IF_SHIFT 1
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_PCI_IF_MASK 0x2
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_PLL_SHIFT 2
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_PLL_MASK 0x1FC
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_TPC_SHIFT 9
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_TPC_MASK 0x200
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_MME_SHIFT 10
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_MME_MASK 0x400
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_MC_SHIFT 11
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_MC_MASK 0x800
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_CPU_SHIFT 12
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_CPU_MASK 0x1000
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_IC_IF_SHIFT 13
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_IC_IF_MASK 0x2000
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_PSOC_SHIFT 14
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_PSOC_MASK 0x4000
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_SRAM_SHIFT 15
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_SRAM_MASK 0x1F8000
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_DMA_SHIFT 21
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_DMA_MASK 0x200000
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_DMA_IF_SHIFT 22
#define PSOC_GLOBAL_CONF_MNL_RST_CFG_DMA_IF_MASK 0x400000
/* PSOC_GLOBAL_CONF_UNIT_RST_N */
#define PSOC_GLOBAL_CONF_UNIT_RST_N_PCI_SHIFT 0
#define PSOC_GLOBAL_CONF_UNIT_RST_N_PCI_MASK 0x1
#define PSOC_GLOBAL_CONF_UNIT_RST_N_PCI_IF_SHIFT 1
#define PSOC_GLOBAL_CONF_UNIT_RST_N_PCI_IF_MASK 0x2
#define PSOC_GLOBAL_CONF_UNIT_RST_N_PLL_SHIFT 2
#define PSOC_GLOBAL_CONF_UNIT_RST_N_PLL_MASK 0x1FC
#define PSOC_GLOBAL_CONF_UNIT_RST_N_TPC_SHIFT 9
#define PSOC_GLOBAL_CONF_UNIT_RST_N_TPC_MASK 0x200
#define PSOC_GLOBAL_CONF_UNIT_RST_N_MME_SHIFT 10
#define PSOC_GLOBAL_CONF_UNIT_RST_N_MME_MASK 0x400
#define PSOC_GLOBAL_CONF_UNIT_RST_N_MC_SHIFT 11
#define PSOC_GLOBAL_CONF_UNIT_RST_N_MC_MASK 0x800
#define PSOC_GLOBAL_CONF_UNIT_RST_N_CPU_SHIFT 12
#define PSOC_GLOBAL_CONF_UNIT_RST_N_CPU_MASK 0x1000
#define PSOC_GLOBAL_CONF_UNIT_RST_N_IC_IF_SHIFT 13
#define PSOC_GLOBAL_CONF_UNIT_RST_N_IC_IF_MASK 0x2000
#define PSOC_GLOBAL_CONF_UNIT_RST_N_PSOC_SHIFT 14
#define PSOC_GLOBAL_CONF_UNIT_RST_N_PSOC_MASK 0x4000
#define PSOC_GLOBAL_CONF_UNIT_RST_N_SRAM_SHIFT 15
#define PSOC_GLOBAL_CONF_UNIT_RST_N_SRAM_MASK 0x1F8000
#define PSOC_GLOBAL_CONF_UNIT_RST_N_DMA_SHIFT 21
#define PSOC_GLOBAL_CONF_UNIT_RST_N_DMA_MASK 0x200000
#define PSOC_GLOBAL_CONF_UNIT_RST_N_DMA_IF_SHIFT 22
#define PSOC_GLOBAL_CONF_UNIT_RST_N_DMA_IF_MASK 0x400000
/* PSOC_GLOBAL_CONF_PRSTN_MASK */
#define PSOC_GLOBAL_CONF_PRSTN_MASK_IND_SHIFT 0
#define PSOC_GLOBAL_CONF_PRSTN_MASK_IND_MASK 0x1
/* PSOC_GLOBAL_CONF_WD_MASK */
#define PSOC_GLOBAL_CONF_WD_MASK_IND_SHIFT 0
#define PSOC_GLOBAL_CONF_WD_MASK_IND_MASK 0x1
/* PSOC_GLOBAL_CONF_RST_SRC */
#define PSOC_GLOBAL_CONF_RST_SRC_VAL_SHIFT 0
#define PSOC_GLOBAL_CONF_RST_SRC_VAL_MASK 0xF
/* PSOC_GLOBAL_CONF_PAD_1V8_CFG */
#define PSOC_GLOBAL_CONF_PAD_1V8_CFG_VAL_SHIFT 0
#define PSOC_GLOBAL_CONF_PAD_1V8_CFG_VAL_MASK 0x7F
/* PSOC_GLOBAL_CONF_PAD_3V3_CFG */
#define PSOC_GLOBAL_CONF_PAD_3V3_CFG_VAL_SHIFT 0
#define PSOC_GLOBAL_CONF_PAD_3V3_CFG_VAL_MASK 0x7F
/* PSOC_GLOBAL_CONF_PAD_1V8_INPUT */
#define PSOC_GLOBAL_CONF_PAD_1V8_INPUT_CFG_SHIFT 0
#define PSOC_GLOBAL_CONF_PAD_1V8_INPUT_CFG_MASK 0x7
/* PSOC_GLOBAL_CONF_BNK3V3_MS */
#define PSOC_GLOBAL_CONF_BNK3V3_MS_VAL_SHIFT 0
#define PSOC_GLOBAL_CONF_BNK3V3_MS_VAL_MASK 0x3
/* PSOC_GLOBAL_CONF_PAD_DEFAULT */
#define PSOC_GLOBAL_CONF_PAD_DEFAULT_VAL_SHIFT 0
#define PSOC_GLOBAL_CONF_PAD_DEFAULT_VAL_MASK 0xF
/* PSOC_GLOBAL_CONF_PAD_SEL */
#define PSOC_GLOBAL_CONF_PAD_SEL_VAL_SHIFT 0
#define PSOC_GLOBAL_CONF_PAD_SEL_VAL_MASK 0x3
#endif /* ASIC_REG_PSOC_GLOBAL_CONF_MASKS_H_ */
|
