aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/staging/cx25821/cx25821-gpio.c
blob: 074c19682af8a2d9d1136bc28da201b94f6c8430 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
/*
 *  Driver for the Conexant CX25821 PCIe bridge
 *
 *  Copyright (C) 2009 Conexant Systems Inc. 
 *  Authors  <shu.lin@conexant.com>, <hiep.huynh@conexant.com>
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; if not, write to the Free Software
 *  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */

#include "cx25821.h"


/********************* GPIO stuffs *********************/
void cx25821_set_gpiopin_direction( struct cx25821_dev *dev,
				    int    pin_number,
				    int    pin_logic_value)
{
    int  bit = pin_number;
    u32 gpio_oe_reg = GPIO_LO_OE;
	u32 gpio_register = 0;
    u32 value = 0;

    // Check for valid pinNumber
    if ( pin_number >= 47 )
	return;


    if ( pin_number > 31 )
	{
	    bit = pin_number - 31;
	    gpio_oe_reg = GPIO_HI_OE;
	}

    // Here we will make sure that the GPIOs 0 and 1 are output. keep the rest as is
    gpio_register = cx_read( gpio_oe_reg );

    if (pin_logic_value == 1)
    {
	value = gpio_register | Set_GPIO_Bit(bit) ;
    }
    else
    {
	value = gpio_register & Clear_GPIO_Bit(bit) ;
    }

    cx_write( gpio_oe_reg, value );
}

static void cx25821_set_gpiopin_logicvalue( struct cx25821_dev *dev,
					    int    pin_number,
					    int    pin_logic_value)
{
    int bit      = pin_number;
    u32 gpio_reg = GPIO_LO;
	u32 value    = 0;


	// Check for valid pinNumber
    if (pin_number >= 47)
	return;

    cx25821_set_gpiopin_direction(dev, pin_number, 0);	 // change to output direction


    if ( pin_number > 31 )
	{
	    bit      = pin_number - 31;
	    gpio_reg = GPIO_HI;
	}

    value = cx_read( gpio_reg );


    if (pin_logic_value == 0)
    {
	value &= Clear_GPIO_Bit(bit);
    }
    else
    {
	value |= Set_GPIO_Bit(bit);
    }

    cx_write( gpio_reg, value);
}

void cx25821_gpio_init(struct cx25821_dev *dev)
{
	if( dev == NULL )
	{
	    return;
	}

	switch (dev->board)
	{
		case CX25821_BOARD_CONEXANT_ATHENA10:
		default:
		 //set GPIO 5 to select the path for Medusa/Athena
			cx25821_set_gpiopin_logicvalue(dev, 5, 1);
			mdelay(20);
			break;
	}

}