blob: 678a0027d42ee6c462517ac0a4715ba829f55017 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
/*
* Copyright (C) 2008-2009 QUALCOMM Incorporated.
*/
#ifndef MT9T012_H
#define MT9T012_H
#include <linux/types.h>
struct reg_struct {
uint16_t vt_pix_clk_div; /* 0x0300 */
uint16_t vt_sys_clk_div; /* 0x0302 */
uint16_t pre_pll_clk_div; /* 0x0304 */
uint16_t pll_multiplier; /* 0x0306 */
uint16_t op_pix_clk_div; /* 0x0308 */
uint16_t op_sys_clk_div; /* 0x030A */
uint16_t scale_m; /* 0x0404 */
uint16_t row_speed; /* 0x3016 */
uint16_t x_addr_start; /* 0x3004 */
uint16_t x_addr_end; /* 0x3008 */
uint16_t y_addr_start; /* 0x3002 */
uint16_t y_addr_end; /* 0x3006 */
uint16_t read_mode; /* 0x3040 */
uint16_t x_output_size ; /* 0x034C */
uint16_t y_output_size; /* 0x034E */
uint16_t line_length_pck; /* 0x300C */
uint16_t frame_length_lines; /* 0x300A */
uint16_t coarse_int_time; /* 0x3012 */
uint16_t fine_int_time; /* 0x3014 */
};
struct mt9p012_i2c_reg_conf {
unsigned short waddr;
unsigned short wdata;
};
struct mt9p012_reg {
struct reg_struct *reg_pat;
uint16_t reg_pat_size;
struct mt9p012_i2c_reg_conf *ttbl;
uint16_t ttbl_size;
struct mt9p012_i2c_reg_conf *lctbl;
uint16_t lctbl_size;
struct mt9p012_i2c_reg_conf *rftbl;
uint16_t rftbl_size;
};
#endif /* MT9T012_H */
|
