aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/staging/iio/dds/dds.h
blob: d8ac3a93baf6ac11c09167cc9681b8b59cffce31 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
/*
 * dds.h - sysfs attributes associated with DDS devices
 *
 * Copyright (c) 2010 Analog Devices Inc.
 *
 * Licensed under the GPL-2 or later.
 */

/**
 * /sys/bus/iio/devices/.../ddsX_freqY
 */

#define IIO_DEV_ATTR_FREQ(_channel, _num, _mode, _show, _store, _addr)	\
	IIO_DEVICE_ATTR(dds##_channel##_freq##_num,			\
			_mode, _show, _store, _addr)

/**
 * /sys/bus/iio/devices/.../ddsX_freqY_scale
 */

#define IIO_CONST_ATTR_FREQ_SCALE(_channel, _string)			\
	IIO_CONST_ATTR(dds##_channel##_freq_scale, _string)

/**
 * /sys/bus/iio/devices/.../ddsX_freqsymbol
 */

#define IIO_DEV_ATTR_FREQSYMBOL(_channel, _mode, _show, _store, _addr)	\
	IIO_DEVICE_ATTR(dds##_channel##_freqsymbol,			\
			_mode, _show, _store, _addr);

/**
 * /sys/bus/iio/devices/.../ddsX_phaseY
 */

#define IIO_DEV_ATTR_PHASE(_channel, _num, _mode, _show, _store, _addr)	\
	IIO_DEVICE_ATTR(dds##_channel##_phase##_num,			\
			_mode, _show, _store, _addr)

/**
 * /sys/bus/iio/devices/.../ddsX_phaseY_scale
 */

#define IIO_CONST_ATTR_PHASE_SCALE(_channel, _string)			\
	IIO_CONST_ATTR(dds##_channel##_phase_scale, _string)

/**
 * /sys/bus/iio/devices/.../ddsX_phasesymbol
 */

#define IIO_DEV_ATTR_PHASESYMBOL(_channel, _mode, _show, _store, _addr)	\
	IIO_DEVICE_ATTR(dds##_channel##_phasesymbol,			\
			_mode, _show, _store, _addr);

/**
 * /sys/bus/iio/devices/.../ddsX_pincontrol_en
 */

#define IIO_DEV_ATTR_PINCONTROL_EN(_channel, _mode, _show, _store, _addr)\
	IIO_DEVICE_ATTR(dds##_channel##_pincontrol_en,			\
			_mode, _show, _store, _addr);

/**
 * /sys/bus/iio/devices/.../ddsX_pincontrol_freq_en
 */

#define IIO_DEV_ATTR_PINCONTROL_FREQ_EN(_channel, _mode, _show, _store, _addr)\
	IIO_DEVICE_ATTR(dds##_channel##_pincontrol_freq_en,		\
			_mode, _show, _store, _addr);

/**
 * /sys/bus/iio/devices/.../ddsX_pincontrol_phase_en
 */

#define IIO_DEV_ATTR_PINCONTROL_PHASE_EN(_channel, _mode, _show, _store, _addr)\
	IIO_DEVICE_ATTR(dds##_channel##_pincontrol_phase_en,		\
			_mode, _show, _store, _addr);

/**
 * /sys/bus/iio/devices/.../ddsX_out_enable
 */

#define IIO_DEV_ATTR_OUT_ENABLE(_channel, _mode, _show, _store, _addr)	\
	IIO_DEVICE_ATTR(dds##_channel##_out_enable,			\
			_mode, _show, _store, _addr);

/**
 * /sys/bus/iio/devices/.../ddsX_outY_enable
 */

#define IIO_DEV_ATTR_OUTY_ENABLE(_channel, _output,			\
			_mode, _show, _store, _addr)			\
	IIO_DEVICE_ATTR(dds##_channel##_out##_output##_enable,		\
			_mode, _show, _store, _addr);

/**
 * /sys/bus/iio/devices/.../ddsX_outY_wavetype
 */

#define IIO_DEV_ATTR_OUT_WAVETYPE(_channel, _output, _store, _addr)	\
	IIO_DEVICE_ATTR(dds##_channel##_out##_output##_wavetype,	\
			S_IWUSR, NULL, _store, _addr);

/**
 * /sys/bus/iio/devices/.../ddsX_outY_wavetype_available
 */

#define IIO_CONST_ATTR_OUT_WAVETYPES_AVAILABLE(_channel, _output, _modes)\
	IIO_CONST_ATTR(dds##_channel##_out##_output##_wavetype_available,\
			_modes);