aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/staging/media/atomisp/pci/atomisp2/css2400/hive_isp_css_include/host/timed_ctrl_public.h
blob: b3becac16f4976ea4720d83025d5e9e522e1394a (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
/*
 * Support for Intel Camera Imaging ISP subsystem.
 * Copyright (c) 2015, Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#ifndef __TIMED_CTRL_PUBLIC_H_INCLUDED__
#define __TIMED_CTRL_PUBLIC_H_INCLUDED__

#include "system_types.h"

/*! Write to a control register of TIMED_CTRL[ID]

 \param	ID[in]				TIMED_CTRL identifier
 \param	reg_addr[in]		register byte address
 \param value[in]			The data to be written

 \return none, TIMED_CTRL[ID].ctrl[reg] = value
 */
STORAGE_CLASS_TIMED_CTRL_H void timed_ctrl_reg_store(
	const timed_ctrl_ID_t	ID,
	const unsigned int		reg_addr,
	const hrt_data			value);

extern void timed_ctrl_snd_commnd(
	const timed_ctrl_ID_t				ID,
	hrt_data				mask,
	hrt_data				condition,
	hrt_data				counter,
	hrt_address				addr,
	hrt_data				value);

extern void timed_ctrl_snd_sp_commnd(
	const timed_ctrl_ID_t				ID,
	hrt_data				mask,
	hrt_data				condition,
	hrt_data				counter,
	const sp_ID_t			SP_ID,
	hrt_address				offset,
	hrt_data				value);

extern void timed_ctrl_snd_gpio_commnd(
	const timed_ctrl_ID_t				ID,
	hrt_data				mask,
	hrt_data				condition,
	hrt_data				counter,
	const gpio_ID_t			GPIO_ID,
	hrt_address				offset,
	hrt_data				value);

#endif /* __TIMED_CTRL_PUBLIC_H_INCLUDED__ */