aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/pmu-events/arch/arm64/ampere/emag/instruction.json
blob: 0d3e4677664208d1fad04cf3eb7e1159cdd522f3 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
[
    {
        "ArchStdEvent": "LD_SPEC"
    },
    {
        "ArchStdEvent": "ST_SPEC"
    },
    {
        "ArchStdEvent": "LDST_SPEC"
    },
    {
        "ArchStdEvent": "DP_SPEC"
    },
    {
        "ArchStdEvent": "ASE_SPEC"
    },
    {
        "ArchStdEvent": "VFP_SPEC"
    },
    {
        "ArchStdEvent": "PC_WRITE_SPEC"
    },
    {
        "ArchStdEvent": "CRYPTO_SPEC"
    },
    {
        "ArchStdEvent": "ISB_SPEC"
    },
    {
        "ArchStdEvent": "DSB_SPEC"
    },
    {
        "ArchStdEvent": "DMB_SPEC"
    },
    {
        "ArchStdEvent": "RC_LD_SPEC"
    },
    {
        "ArchStdEvent": "RC_ST_SPEC"
    },
    {
        "PublicDescription": "Instruction architecturally executed, software increment",
        "EventCode": "0x00",
        "EventName": "SW_INCR",
        "BriefDescription": "Software increment"
    },
    {
        "PublicDescription": "Instruction architecturally executed",
        "EventCode": "0x08",
        "EventName": "INST_RETIRED",
        "BriefDescription": "Instruction retired"
    },
    {
        "PublicDescription": "Instruction architecturally executed, condition code check pass, write to CONTEXTIDR",
        "EventCode": "0x0b",
        "EventName": "CID_WRITE_RETIRED",
        "BriefDescription": "Write to CONTEXTIDR"
    },
    {
        "PublicDescription": "Operation speculatively executed",
        "EventCode": "0x1b",
        "EventName": "INST_SPEC",
        "BriefDescription": "Speculatively executed"
    },
    {
        "PublicDescription": "Instruction architecturally executed (condition check pass), write to TTBR",
        "EventCode": "0x1c",
        "EventName": "TTBR_WRITE_RETIRED",
        "BriefDescription": "Instruction executed, TTBR write"
    },
    {
        "PublicDescription": "Instruction architecturally executed, branch. This event counts all branches, taken or not. This excludes exception entries, debug entries and CCFAIL branches",
        "EventCode": "0x21",
        "EventName": "BR_RETIRED",
        "BriefDescription": "Branch retired"
    },
    {
        "PublicDescription": "Instruction architecturally executed, mispredicted branch. This event counts any branch counted by BR_RETIRED which is not correctly predicted and causes a pipeline flush",
        "EventCode": "0x22",
        "EventName": "BR_MISPRED_RETIRED",
        "BriefDescription": "Mispredicted branch retired"
    },
    {
        "PublicDescription": "Operation speculatively executed, NOP",
        "EventCode": "0x100",
        "EventName": "NOP_SPEC",
        "BriefDescription": "Speculatively executed, NOP"
    }
]