aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/pmu-events/arch/arm64/cortex-a53/other.json
blob: 73a22402d0033d80711aeb8a721855eb52dbcc9e (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
[
  {,
    "EventCode": "0x86",
    "EventName": "EXC_IRQ",
    "BriefDescription": "Exception taken, IRQ"
  },
  {,
    "EventCode": "0x87",
    "EventName": "EXC_FIQ",
    "BriefDescription": "Exception taken, FIQ"
  },
  {,
    "EventCode": "0xC6",
    "EventName": "PRE_DECODE_ERR",
    "BriefDescription": "Pre-decode error"
  },
  {,
    "EventCode": "0xD0",
    "EventName": "L1I_CACHE_ERR",
    "BriefDescription": "L1 Instruction Cache (data or tag) memory error"
  },
  {,
    "EventCode": "0xD1",
    "EventName": "L1D_CACHE_ERR",
    "BriefDescription": "L1 Data Cache (data, tag or dirty) memory error, correctable or non-correctable"
  },
  {,
    "EventCode": "0xD2",
    "EventName": "TLB_ERR",
    "BriefDescription": "TLB memory error"
  }
]