aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-ddrc.json
blob: 0d1556fcdffe720a05a3b179dca7045e88b92c5c (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
[
   {
	    "EventCode": "0x02",
	    "EventName": "uncore_hisi_ddrc.flux_wcmd",
	    "BriefDescription": "DDRC write commands",
	    "PublicDescription": "DDRC write commands",
	    "Unit": "hisi_sccl,ddrc",
   },
   {
	    "EventCode": "0x03",
	    "EventName": "uncore_hisi_ddrc.flux_rcmd",
	    "BriefDescription": "DDRC read commands",
	    "PublicDescription": "DDRC read commands",
	    "Unit": "hisi_sccl,ddrc",
   },
   {
	    "EventCode": "0x04",
	    "EventName": "uncore_hisi_ddrc.flux_wr",
	    "BriefDescription": "DDRC precharge commands",
	    "PublicDescription": "DDRC precharge commands",
	    "Unit": "hisi_sccl,ddrc",
   },
   {
	    "EventCode": "0x05",
	    "EventName": "uncore_hisi_ddrc.act_cmd",
	    "BriefDescription": "DDRC active commands",
	    "PublicDescription": "DDRC active commands",
	    "Unit": "hisi_sccl,ddrc",
   },
   {
	    "EventCode": "0x06",
	    "EventName": "uncore_hisi_ddrc.rnk_chg",
	    "BriefDescription": "DDRC rank commands",
	    "PublicDescription": "DDRC rank commands",
	    "Unit": "hisi_sccl,ddrc",
   },
   {
	    "EventCode": "0x07",
	    "EventName": "uncore_hisi_ddrc.rw_chg",
	    "BriefDescription": "DDRC read and write changes",
	    "PublicDescription": "DDRC read and write changes",
	    "Unit": "hisi_sccl,ddrc",
   },
]