diff options
| author |   Siddharth Vadapalli <s-vadapalli@ti.com> | 2023-03-15 11:53:05 +0530 |
|---|---|---|
| committer |   Nishanth Menon <nm@ti.com> | 2023-03-20 15:32:14 -0500 |
| commit | 86e7de8bf908a03ac8fba4afeef25c54a1c2ef4a (patch) | |
| tree | bd7a898e16da4706c6f1a54ef7260ad8178cbdc7 /scripts/generate_rust_analyzer.py | |
| parent | arm64: dts: ti: k3-j721e: Add CPSW9G nodes (diff) | |
| download | linux-rng-86e7de8bf908a03ac8fba4afeef25c54a1c2ef4a.tar.xz linux-rng-86e7de8bf908a03ac8fba4afeef25c54a1c2ef4a.zip | |
arm64: dts: ti: k3-j721e: Add overlay to enable CPSW9G ports in QSGMII mode
The J7 Quad Port Add-On Ethernet Card for J721E Common-Proc-Board supports
QSGMII mode. Use the overlay to configure CPSW9G ports in QSGMII mode.
Add support to reset the PHY from kernel by using gpio-hog and gpio-reset.
Add aliases for CPSW9G ports to enable kernel to fetch MAC addresses
directly from U-Boot.
Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com>
Reviewed-by: Andrew Davis <afd@ti.com>
Link: https://lore.kernel.org/r/20230315062307.1612220-3-s-vadapalli@ti.com
Signed-off-by: Nishanth Menon <nm@ti.com>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions