diff options
| author |   Liu Peibao <loven.liu@jaguarmicro.com> | 2024-11-01 16:12:43 +0800 |
|---|---|---|
| committer |   Andi Shyti <andi.shyti@kernel.org> | 2024-11-08 19:13:06 +0100 |
| commit | 8de3e97f3d3d62cd9f3067f073e8ac93261597db (patch) | |
| tree | 2ba8b90ca7c43aeaaff423109b57e14ea1a1970e /scripts/generate_rust_analyzer.py | |
| parent | i2c: muxes: Fix return value check in mule_i2c_mux_probe() (diff) | |
| download | linux-rng-8de3e97f3d3d62cd9f3067f073e8ac93261597db.tar.xz linux-rng-8de3e97f3d3d62cd9f3067f073e8ac93261597db.zip | |
i2c: designware: do not hold SCL low when I2C_DYNAMIC_TAR_UPDATE is not set
When the Tx FIFO is empty and the last command has no STOP bit
set, the master holds SCL low. If I2C_DYNAMIC_TAR_UPDATE is not
set, BIT(13) MST_ON_HOLD of IC_RAW_INTR_STAT is not enabled,
causing the __i2c_dw_disable() timeout. This is quite similar to
commit 2409205acd3c ("i2c: designware: fix __i2c_dw_disable() in
case master is holding SCL low"). Also check BIT(7)
MST_HOLD_TX_FIFO_EMPTY in IC_STATUS, which is available when
IC_STAT_FOR_CLK_STRETCH is set.
Fixes: 2409205acd3c ("i2c: designware: fix __i2c_dw_disable() in case master is holding SCL low")
Co-developed-by: Xiaowu Ding <xiaowu.ding@jaguarmicro.com>
Signed-off-by: Xiaowu Ding <xiaowu.ding@jaguarmicro.com>
Co-developed-by: Angus Chen <angus.chen@jaguarmicro.com>
Signed-off-by: Angus Chen <angus.chen@jaguarmicro.com>
Signed-off-by: Liu Peibao <loven.liu@jaguarmicro.com>
Acked-by: Jarkko Nikula <jarkko.nikula@linux.intel.com>
Signed-off-by: Andi Shyti <andi.shyti@kernel.org>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions