diff options
author | 2023-02-21 12:24:34 +0300 | |
---|---|---|
committer | 2023-02-27 23:46:50 +0100 | |
commit | f2b95d7a9fa43bd72d442a9df01e29274b1769b2 (patch) | |
tree | 174e358e0bf404dbedd0a9054030d998f67ff362 /scripts/generate_rust_analyzer.py | |
parent | MIPS: cevt-r4k: Offset the value used to clear compare interrupt (diff) | |
download | linux-rng-f2b95d7a9fa43bd72d442a9df01e29274b1769b2.tar.xz linux-rng-f2b95d7a9fa43bd72d442a9df01e29274b1769b2.zip |
mips: remove SYS_HAS_CPU_MIPS32_R1 from RALINK
All MIPS processors on the Ralink SoCs implement the MIPS32 Release 2
Architecture. Remove SYS_HAS_CPU_MIPS32_R1.
Signed-off-by: Arınç ÜNAL <arinc.unal@arinc9.com>
Acked-by: Sergio Paracuellos <sergio.paracuellos@gmail.com>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Diffstat (limited to 'scripts/generate_rust_analyzer.py')
0 files changed, 0 insertions, 0 deletions