diff options
author | 2017-02-22 11:03:24 +0800 | |
---|---|---|
committer | 2017-02-23 17:33:15 +0800 | |
commit | d8a355be0b2b5613f7b34aee1394369d45d50586 (patch) | |
tree | aadf69e7d2a4898677dc6deca6949405438b3e8b /tools/perf/scripts/python/export-to-postgresql.py | |
parent | drm/i915/gvt: clear the vGPU reset logic (diff) | |
download | linux-rng-d8a355be0b2b5613f7b34aee1394369d45d50586.tar.xz linux-rng-d8a355be0b2b5613f7b34aee1394369d45d50586.zip |
drm/i915/gvt: refine pcode write emulation
In GVT-g we always emulate as pcode read/write success and ready for access
anytime, since we don't touch real physical registers here.
Add 'SKL_PCODE_CDCLK_CONTROL' write emulation, without it will cause
skl_set_cdclk fail in guest.
Signed-off-by: Weinan Li <weinan.z.li@intel.com>
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions