index
:
linux-rng
jd/vdso-skip-insn
jd/vdso-test-harness
linus/master
master
Development tree for the kernel CSPRNG
Jason A. Donenfeld
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
nuvoton
Age
Commit message (
Expand
)
Author
Files
Lines
2026-06-29
clk: nuvoton: ma35d1: fix ma35d1_clk_pll_determine_rate logic
Joey Lu
1
-13
/
+13
2026-06-29
clk: nuvoton: ma35d1: fix PLL_CTL1_FRAC bit field width and fractional calc
Joey Lu
1
-4
/
+4
2026-06-29
clk: nuvoton: ma35d1: fix ignored div_u64 return values in PLL freq calculation
Joey Lu
1
-2
/
+2
2026-01-22
clk: nuvoton: ma35d1-divider: convert from divider_round_rate() to divider_determine_rate()
Brian Masney
1
-5
/
+2
2025-09-08
clk: nuvoton: ma35d1-pll: convert from round_rate() to determine_rate()
Brian Masney
1
-10
/
+18
2025-09-08
clk: nuvoton: ma35d1-divider: convert from round_rate() to determine_rate()
Brian Masney
1
-4
/
+8
2025-06-20
clk: nuvoton: Do not enable by default during compile testing
Krzysztof Kozlowski
1
-2
/
+2
2023-08-22
clk: nuvoton: Convert to devm_platform_ioremap_resource()
Yangtao Li
1
-2
/
+1
2023-06-22
clk: nuvoton: Use clk_parent_data instead of string for parent clock
Jacky Huang
1
-87
/
+219
2023-06-22
clk: nuvoton: Update all constant hex values to lowercase
Jacky Huang
1
-16
/
+16
2023-06-22
clk: nuvoton: Add clk-ma35d1.h for driver extern functions
Jacky Huang
4
-16
/
+24
2023-06-05
clk: nuvoton: Add clock driver for ma35d1 clock controller
Jacky Huang
5
-0
/
+1452