blob: cb118180621f9b188d0493600c298352c3898ae7 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/interrupt-controller/ti,omap-intc-irq.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: TI OMAP Interrupt Controller
maintainers:
- Tony Lindgren <tony@atomide.com>
description:
On TI omap2 and 3 the intc interrupt controller can provide 96 or 128 IRQ
signals to the ARM host depending on the SoC.
properties:
compatible:
enum:
- ti,omap2-intc
- ti,omap3-intc
- ti,dm814-intc
- ti,dm816-intc
- ti,am33xx-intc
reg:
maxItems: 1
interrupts:
maxItems: 1
interrupt-controller: true
'#interrupt-cells':
const: 1
required:
- compatible
- reg
- interrupt-controller
- '#interrupt-cells'
additionalProperties: false
examples:
- |
interrupt-controller@48200000 {
compatible = "ti,omap3-intc";
reg = <0x48200000 0x1000>;
interrupts = <32>;
interrupt-controller;
#interrupt-cells = <1>;
};
|