Documentation/devicetree/bindings/phy/rockchip,rk3399-pcie-phy.yaml


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45

# SPDX-License-Identifier: GPL-2.0
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/rockchip,rk3399-pcie-phy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Rockchip RK3399 PCIE PHY

maintainers:
  - Heiko Stuebner <heiko@sntech.de>

properties:
  compatible:
    const: rockchip,rk3399-pcie-phy

  '#phy-cells':
    oneOf:
      - const: 0
        deprecated: true
      - const: 1
        description: One lane per phy mode

  clocks:
    maxItems: 1

  clock-names:
    const: refclk

  resets:
    maxItems: 1

  reset-names:
    const: phy

required:
  - compatible
  - '#phy-cells'
  - clocks
  - clock-names
  - resets
  - reset-names

additionalProperties: false

...