blob: e380bbc5d58d7bbc8fcbefa70f3e754a4599beed (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
// SPDX-License-Identifier: GPL-2.0
// SPDX-FileCopyrightText: Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
use kernel::{
io::Io,
sizes::SizeConstants, //
};
use crate::{
driver::Bar0,
fsp::hal::FspHal,
regs, //
};
struct Gb202;
impl FspHal for Gb202 {
fn fsp_boot_status(&self, bar: Bar0<'_>) -> u32 {
bar.read(regs::gb202::NV_THERM_I2CS_SCRATCH_FSP_BOOT_COMPLETE)
.fsp_boot_complete()
.into()
}
fn cot_version(&self) -> u16 {
2
}
fn fb_end_reserved_size(&self) -> u64 {
u64::SZ_2M + u64::SZ_128K
}
}
const GB202: Gb202 = Gb202;
pub(super) const GB202_HAL: &dyn FspHal = &GB202;
|