aboutsummaryrefslogtreecommitdiffstats
path: root/disas (follow)
Commit message (Expand)AuthorAgeFilesLines
* disas/riscv: Use GString in format_instRichard Henderson2024-06-051-117/+92
* disas/microblaze: Split get_field_specialRichard Henderson2024-06-051-81/+61
* disas/microblaze: Print registers directly with PRIrfslRichard Henderson2024-06-051-17/+5
* disas/microblaze: Print immediates directly with PRIimmRichard Henderson2024-06-051-50/+11
* disas/microblaze: Print registers directly with PRIregRichard Henderson2024-06-051-31/+23
* disas/microblaze: Merge op->name output into each fprintfRichard Henderson2024-06-051-40/+40
* disas/microblaze: Re-indent print_insn_microblazeRichard Henderson2024-06-051-123/+142
* disas/microblaze: Split out print_immval_addrRichard Henderson2024-06-051-60/+29
* Merge tag 'hw-misc-accel-20240604' of https://github.com/philmd/qemu into stagingRichard Henderson2024-06-042-10/+17
|\
| * disas/microblaze: Replace sprintf() by snprintf()Philippe Mathieu-Daudé2024-06-041-9/+16
| * disas/m68k: Replace sprintf() by snprintf()Philippe Mathieu-Daudé2024-06-041-1/+1
* | disas/riscv: Decode all of the pmpcfg and pmpaddr CSRsAlistair Francis2024-06-031-1/+64
|/
* disas: Use translator_st to get disassembly dataRichard Henderson2024-05-153-16/+32
* disas: Split disas.cRichard Henderson2024-05-157-340/+378
* exec: Declare target_words_bigendian() in 'exec/tswap.h'Philippe Mathieu-Daudé2024-04-261-0/+1
* target/nios2: Remove the deprecated Nios II targetPhilippe Mathieu-Daudé2024-04-242-3515/+0
* nanomips: fix warnings with GCC 14Paolo Bonzini2024-04-081-97/+97
* disas: Show opcodes for target_disas and monitor_disasRichard Henderson2024-03-292-0/+2
* target/riscv: honour show_opcodes when disassemblingAlex Bennée2024-03-061-13/+15
* disas/hppa: honour show_opcodesAlex Bennée2024-03-061-3/+5
* disas: introduce show_opcodesAlex Bennée2024-03-061-0/+1
* disas/hppa: Add disassembly for qemu specific instructionsHelge Deller2024-02-111-0/+4
* disas/riscv: Clean up includesPeter Maydell2024-01-303-1/+2
* disas/riscv: Add amocas.[w,d,q] instructionsRob Bradford2024-01-101-0/+9
* disas/cris: Pass buffer size to format_dec() to avoid overflow warningPhilippe Mathieu-Daudé2023-11-241-10/+16
* disas/hppa: Show hexcode of instruction along with disassemblyHelge Deller2023-11-171-1/+5
* disas/riscv: Replace TABs with spaceMax Chou2023-11-071-3/+3
* disas/riscv: Add support for vector crypto extensionsMax Chou2023-11-071-0/+137
* disas/riscv: Add rv_codec_vror_vi for vror.viMax Chou2023-11-072-1/+14
* disas/riscv: Add rv_fmt_vd_vs2_uimm formatMax Chou2023-11-071-0/+1
* disas/riscv: Fix the typo of inverted order of pmpaddr13 and pmpaddr14Alvin Chang2023-10-121-2/+2
* disas/m68k: clean up local variable shadowingLaurent Vivier2023-09-291-4/+4
* riscv/disas: Fix disas output of upper immediatesChristoph Müllner2023-07-192-3/+18
* riscv: Add support for the Zfa extensionChristoph Müllner2023-07-102-0/+142
* target/riscv: Add disas support for BF16 extensionsWeiwei Li2023-07-101-0/+44
* disas/riscv: Add support for XThead* instructionsChristoph Müllner2023-07-105-0/+817
* disas/riscv: Add support for XVentanaCondOpsChristoph Müllner2023-07-104-1/+67
* disas/riscv: Provide infrastructure for vendor extensionsChristoph Müllner2023-07-101-2/+26
* disas/riscv: Encapsulate opcode_data into decodeChristoph Müllner2023-07-102-17/+25
* disas/riscv: Make rv_op_illegal a shared enum valueChristoph Müllner2023-07-102-1/+5
* disas/riscv: Move types/constants to new header fileChristoph Müllner2023-07-102-269/+283
* meson: Replace softmmu_ss -> system_ssPhilippe Mathieu-Daudé2023-06-201-1/+1
* disas/riscv.c: Remove redundant parenthesesWeiwei Li2023-06-131-109/+110
* disas/riscv.c: Fix lines with over 80 charactersWeiwei Li2023-06-131-61/+140
* disas/riscv.c: Remove unused decomp_rv32/64 value for vector instructionsWeiwei Li2023-06-131-370/+370
* disas/riscv.c: Support disas for Z*inx extensionsWeiwei Li2023-06-131-4/+12
* disas/riscv.c: Support disas for Zcm* extensionsWeiwei Li2023-06-131-1/+7
* target/riscv: Pass RISCVCPUConfig as target_info to disassemble_infoWeiwei Li2023-06-131-3/+7
* disas/riscv: Decode czero.{eqz,nez}Richard Henderson2023-05-251-0/+6
* disas: Move disas.c into the target-independent source setThomas Huth2023-05-112-7/+8
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.