aboutsummaryrefslogtreecommitdiffstats
path: root/hw/cxl/cxl-component-utils.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* hw/pci-bridge/pxb-cxl: Drop RAS capability from host bridge.Jonathan Cameron2024-03-121-4/+17
* hw/cxl: Standardize all references on CXL r3.1 and minor updatesJonathan Cameron2024-02-141-8/+9
* hw/cxl: Update RAS Capability Definitions for version 3.Jonathan Cameron2024-02-141-1/+1
* hw/cxl: Update HDM Decoder capability to version 3Jonathan Cameron2024-02-141-1/+9
* hw/cxl: Pass NULL for a NULL MemoryRegionOpsLi Zhijian2024-02-141-1/+1
* hw/cxl: Pass CXLComponentState to cache_mem_opsLi Zhijian2024-02-141-1/+1
* hw/cxl: spelling fixes: limitaions, potentialy, intializedMichael Tokarev2023-11-151-2/+2
* hw/cxl: Fix a QEMU_BUILD_BUG_ON() in switch statement scope issue.Jonathan Cameron2023-11-071-1/+0
* hw/cxl: Line length reductionsJonathan Cameron2023-11-071-6/+8
* hw/cxl: CXLDVSECPortExtensions renamed to CXLDVSECPortExtJonathan Cameron2023-11-071-20/+29
* hw/cxl: Use switch statements for read and write of cachemem registersJonathan Cameron2023-11-071-23/+43
* hw/cxl: Support 4 HDM decoders at all levels of topologyJonathan Cameron2023-10-041-2/+5
* hw/cxl: Fix and use same calculation for HDM decoder block size everywhereJonathan Cameron2023-10-041-8/+11
* hw/cxl: Add utility functions decoder interleave ways and target count.Jonathan Cameron2023-10-041-6/+54
* hw/cxl: Push cxl_decoder_count_enc() and cxl_decode_ig() into .cJonathan Cameron2023-10-041-0/+18
* hw/cxl: Fix incorrect reset of commit and associated clearing of committed.Jonathan Cameron2023-05-191-1/+5
* hw/cxl: Fix endian handling for decoder commit.Jonathan Cameron2023-05-191-4/+4
* hw/cxl: drop pointless memory_region_transaction_guardsJonathan Cameron2023-05-191-2/+0
* hw/mem/cxl_type3: Add CXL RAS Error Injection Support.Jonathan Cameron2023-03-071-1/+3
* hw/cxl: Fix endian issues in CXL RAS capability defaults / masksJonathan Cameron2023-03-071-9/+9
* hw/cxl: Fix missing write mask for HDM decoder target list registersJonathan Cameron2022-06-091-2/+11
* hw/cxl/component Add a dumb HDM decoder handlerBen Widawsky2022-05-131-0/+31
* hw/cxl/component: Add utils for interleave parameter encoding/decodingJonathan Cameron2022-05-131-0/+34
* hw/cxl/device: Add a memory device (8.2.8.5)Ben Widawsky2022-05-131-0/+18
* hw/cxl/component: Introduce CXL components (8.1.x, 8.2.5)Ben Widawsky2022-05-131-0/+313
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.