aboutsummaryrefslogtreecommitdiffstats
path: root/include/exec/cpu-defs.h (follow)
Commit message (Expand)AuthorAgeFilesLines
* exec: Rename NEED_CPU_H -> COMPILING_PER_TARGETPhilippe Mathieu-Daudé2024-04-261-1/+1
* accel/tcg: Move CPUTLB definitions from cpu-defs.hRichard Henderson2023-10-031-150/+0
* target/arm: Replace TARGET_PAGE_ENTRY_EXTRAAnton Johansson2023-10-031-3/+15
* accel/tcg: Fix the comment for CPUTLBEntryFullLIU Zhiwei2023-09-151-6/+6
* accel/tcg: Store some tlb flags in CPUTLBEntryFullRichard Henderson2023-06-261-0/+6
* accel: Replace target_ulong in tlb_*()Anton Johansson2023-06-261-2/+2
* exec/cpu-defs: Check for SOFTMMU instead of !USER_ONLYPhilippe Mathieu-Daudé2023-06-201-6/+6
* tcg: Add tlb_fast_offset to TCGContextRichard Henderson2023-06-051-38/+1
* tcg: Widen CPUTLBEntry comparators to 64-bitsRichard Henderson2023-06-051-24/+13
* accel/tcg: Introduce tlb_read_idxRichard Henderson2023-05-111-2/+5
* include/exec: Remove guards around `NB_MMU_MODES`Anton Johansson2023-03-131-2/+0
* include/exec: Set default `NB_MMU_MODES` to 16Anton Johansson2023-03-131-3/+8
* include: split target_long definition from cpu-defsAlex Bennée2023-03-071-18/+1
* include/exec: Remove `TARGET_TB_PCREL` defineAnton Johansson2023-03-011-3/+0
* cpu-defs.h: Expose CPUTLBEntryFull to non-TCG codeFabiano Rosas2023-02-271-0/+6
* accel/tcg: Introduce TARGET_TB_PCRELRichard Henderson2022-10-041-0/+3
* include/exec: Introduce TARGET_PAGE_ENTRY_EXTRARichard Henderson2022-10-031-0/+9
* accel/tcg: Introduce tlb_set_page_fullRichard Henderson2022-10-031-0/+14
* accel/tcg: Rename CPUIOTLBEntry to CPUTLBEntryFullRichard Henderson2022-10-031-11/+11
* exec/cpu-defs: Remove TCG backends dependencyPhilippe Mathieu-Daudé2021-02-051-3/+0
* overall/alpha tcg cpus|hppa: Fix Lesser GPL version numberChetan Pant2020-11-151-1/+1
* osdep: Make MIN/MAX evaluate arguments only onceEric Blake2020-06-261-1/+6
* tcg: let plugins instrument virtual memory accessesEmilio G. Cota2019-10-281-0/+1
* include/exec/cpu-defs.h: fix typoAlex Bennée2019-09-031-1/+1
* hw/core: Move cpu.c, cpu.h from qom/ to hw/core/Markus Armbruster2019-08-211-1/+1
* Include qemu/queue.h slightly lessMarkus Armbruster2019-08-161-1/+0
* cpu: Remove CPU_COMMONRichard Henderson2019-06-101-2/+0
* cpu: Move the softmmu tlb to CPUNegativeOffsetStateRichard Henderson2019-06-101-7/+13
* cpu: Move icount_decr to CPUNegativeOffsetStateRichard Henderson2019-06-101-1/+2
* cpu: Introduce CPUNegativeOffsetStateRichard Henderson2019-06-101-0/+8
* tcg: Create struct CPUTLBRichard Henderson2019-06-101-25/+34
* tcg: Split out target/arch/cpu-param.hRichard Henderson2019-06-101-1/+21
* tcg: Fold CPUTLBWindow into CPUTLBDescRichard Henderson2019-06-101-13/+4
* cputlb: Remove static tlb sizingRichard Henderson2019-01-281-46/+0
* tcg: introduce dynamic TLB sizingEmilio G. Cota2019-01-281-2/+55
* cputlb: Remove tlb_c.pending_flushesRichard Henderson2018-10-311-6/+0
* cputlb: Filter flushes on already clean tlbsRichard Henderson2018-10-311-1/+6
* cputlb: Count "partial" and "elided" tlb flushesRichard Henderson2018-10-311-2/+10
* cputlb: Move env->vtlb_index to env->tlb_d.vindexRichard Henderson2018-10-311-2/+3
* cputlb: Split large page tracking per mmu_idxRichard Henderson2018-10-311-2/+12
* cputlb: Move cpu->pending_tlb_flush to env->tlb_c.pending_flushRichard Henderson2018-10-311-1/+7
* cputlb: Move tlb_lock to CPUTLBCommonRichard Henderson2018-10-311-3/+14
* cputlb: serialize tlb updates with env->tlb_lockEmilio G. Cota2018-10-181-0/+3
* cpu-defs.h: Document CPUIOTLBEntry 'addr' fieldPeter Maydell2018-06-151-0/+9
* cputlb: bring back tlb_flush_count under !TLB_DEBUGEmilio G. Cota2017-10-101-0/+1
* tcg: add CONFIG_TCG guards in headersYang Zhong2017-07-051-1/+3
* qemu-common: stop including qemu/host-utils.h from qemu-common.hPaolo Bonzini2016-05-191-0/+1
* include: Clean up includesPeter Maydell2016-02-231-3/+0
* cpu_defs: Simplify CPUTLB padding logicPeter Crosthwaite2015-08-061-11/+12
* cpu-defs: Move out TB_JMP definesPeter Crosthwaite2015-06-261-8/+0
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.