aboutsummaryrefslogtreecommitdiffstats
path: root/target/loongarch/cpu.c
AgeCommit message (Expand)AuthorFilesLines
2024-07-12target/loongarch: Fix cpu_reset set wrong CSR_CRMDSong Gao1-3/+3
2024-07-12target/loongarch: Set CSR_PRCFG1 and CSR_PRCFG2 valuesSong Gao1-5/+12
2024-07-11target: Set TCGCPUOps::cpu_exec_halt to target's has_work implementationPeter Maydell1-0/+1
2024-06-06target/loongarch: fix a wrong print in cpu dumplanyanzhi1-1/+1
2024-05-23target/loongarch: Add loongarch vector property unconditionallyBibo Mao1-10/+4
2024-05-09target/loongarch: Add TCG macro in structure CPUArchStateBibo Mao1-2/+5
2024-05-06accel/tcg: Access tcg_cflags with getter / setterPhilippe Mathieu-Daudé1-1/+1
2024-04-29target/loongarch/cpu.c: typo fix: expectionMichael Tokarev1-1/+1
2024-04-25hw, target: Add ResetType argument to hold and exit phase methodsPeter Maydell1-2/+2
2024-03-22target/loongarch: Fix qemu-system-loongarch64 assert failed with the option '-d int'Song Gao1-34/+40
2024-03-12target/loongarch: Prefer fast cpu_env() over slower CPU QOM cast macroPhilippe Mathieu-Daudé1-29/+10
2024-03-12target: Replace CPU_GET_CLASS(cpu -> obj) in cpu_reset_hold() handlerPhilippe Mathieu-Daudé1-1/+1
2024-02-28gdbstub: Infer number of core registers from XMLAkihiko Odaki1-2/+0
2024-02-03include/exec: Implement cpu_mmu_index genericallyRichard Henderson1-1/+1
2024-02-03target/loongarch: Rename MMU_IDX_*Richard Henderson1-1/+1
2024-02-03target/loongarch: Populate CPUClass.mmu_indexRichard Henderson1-0/+11
2024-02-01target/loongarch: Fix qtest test-hmp error when KVM-only buildSong Gao1-2/+0
2024-01-29target/loongarch: Constify loongarch_tcg_opsRichard Henderson1-1/+1
2024-01-29include/qemu: Add TCGCPUOps typedef to typedefs.hRichard Henderson1-1/+1
2024-01-11hw/loongarch/virt: Set iocsr address space per-board rather than percpuBibo Mao1-48/+0
2024-01-11target/loongarch: Implement set vcpu intr for kvmTianrui Zhao1-1/+8
2024-01-11target/loongarch: Restrict TCG-specific codeTianrui Zhao1-9/+21
2024-01-11target/loongarch: Implement kvm get/set registersTianrui Zhao1-0/+3
2024-01-11target/loongarch: Supplement vcpu env initial when vcpu resetTianrui Zhao1-0/+2
2024-01-05target/loongarch: Use generic cpu_list()Gavin Shan1-15/+0
2024-01-05cpu: Call object_class_dynamic_cast() once in cpu_class_by_name()Philippe Mathieu-Daudé1-7/+1
2023-12-21target/loongarch: Add timer information dump supportBibo Mao1-0/+2
2023-12-20target: Restrict 'sysemu/reset.h' to system emulationPhilippe Mathieu-Daudé1-0/+2
2023-11-07hw/cpu: Call object_class_is_abstract() once in cpu_class_by_name()Philippe Mathieu-Daudé1-2/+1
2023-11-03target/loongarch: Allow user enable/disable LSX/LASX featuresSong Gao1-0/+67
2023-11-03target/loongarch: Add cpu model 'max'Song Gao1-0/+7
2023-10-11hw/core/cpu: Return static value with gdb_arch_name()Akihiko Odaki1-4/+4
2023-10-04accel/tcg: Remove cpu_set_cpustate_pointersRichard Henderson1-5/+3
2023-10-03target/*: Add instance_align to all cpu base classesRichard Henderson1-0/+1
2023-09-20target/loongarch: CPUCFG support LASXSong Gao1-0/+1
2023-09-20target/loongarch: check_vec support check LASX instructionsSong Gao1-0/+2
2023-09-20target/loongarch: Add LASX data supportSong Gao1-0/+1
2023-08-31target/translate: Include missing 'exec/cpu_ldst.h' headerPhilippe Mathieu-Daudé1-0/+1
2023-08-24target/loongarch: cpu: Implement get_arch_id callbackBibo Mao1-0/+8
2023-08-24target/loongarch: Add LoongArch32 cpu la132Jiajie Chen1-0/+30
2023-08-24target/loongarch: Extract set_pc() helperJiajie Chen1-8/+8
2023-08-24target/loongarch: Add GDB support for loongarch32 modeJiajie Chen1-0/+10
2023-08-24target/loongarch: Add new object class for loongarch32 cpusJiajie Chen1-0/+11
2023-08-24target/loongarch: Extract 64-bit specifics to loongarch64_cpu_class_initPhilippe Mathieu-Daudé1-8/+15
2023-08-24target/loongarch: Introduce abstract TYPE_LOONGARCH64_CPUPhilippe Mathieu-Daudé1-3/+9
2023-08-24target/loongarch: Fix loongarch_la464_initfn() misses setting LSPWSong Gao1-0/+1
2023-08-24target/loongarch: Remove duplicated disas_set_info assignmentPhilippe Mathieu-Daudé1-1/+0
2023-08-24target/loongarch: Log I/O write accesses to CSR registersPhilippe Mathieu-Daudé1-0/+2
2023-05-26target/loongarch: Fix LD/ST{LE/GT} instructions get wrong CSR_ERA and CSR_BADVSong Gao1-1/+1
2023-05-06target/loongarch: CPUCFG support LSXSong Gao1-0/+1