aboutsummaryrefslogtreecommitdiffstats
path: root/target (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingStefan Hajnoczi2023-09-252-1/+3
|\
| * target/i386: Export GDS_NO bit to guestsPawan Gupta2023-09-211-1/+1
| * target/i386: enumerate bit 56 of MSR_IA32_VMX_BASICPaolo Bonzini2023-09-212-0/+2
* | Merge tag 'pull-target-arm-20230921' of https://git.linaro.org/people/pmaydell/qemu-arm into stagingStefan Hajnoczi2023-09-2513-69/+1483
|\ \
| * | target/arm: Enable FEAT_MOPS for CPU 'max'Peter Maydell2023-09-211-0/+1
| * | target/arm: Implement the CPY* instructionsPeter Maydell2023-09-214-0/+535
| * | target/arm: Implement MTE tag-checking functions for FEAT_MOPS copiesPeter Maydell2023-09-212-0/+116
| * | target/arm: Implement the SETG* instructionsPeter Maydell2023-09-216-9/+155
| * | target/arm: Define new TB flag for ATA0Peter Maydell2023-09-214-13/+27
| * | target/arm: Implement the SET* instructionsPeter Maydell2023-09-214-0/+413
| * | target/arm: Implement MTE tag-checking functions for FEAT_MOPSPeter Maydell2023-09-212-2/+80
| * | target/arm: New function allocation_tag_mem_probe()Peter Maydell2023-09-211-11/+37
| * | target/arm: Define syndrome function for MOPS exceptionsPeter Maydell2023-09-211-0/+12
| * | target/arm: Pass unpriv bool to get_a64_user_mem_index()Peter Maydell2023-09-211-6/+14
| * | target/arm: Implement FEAT_MOPS enable bitsPeter Maydell2023-09-212-8/+28
| * | target/arm: Don't skip MTE checks for LDRT/STRT at EL0Peter Maydell2023-09-211-0/+9
| * | target/arm: Remove unused allocation_tag_mem() argumentPeter Maydell2023-09-211-28/+14
| * | target/arm: Implement FEAT_HBCPeter Maydell2023-09-214-1/+15
| * | target/arm: Update user-mode ID reg mask valuesPeter Maydell2023-09-211-1/+10
| * | target/arm: Update AArch64 ID register field definitionsPeter Maydell2023-09-211-0/+23
| * | target/m68k: Add URL to semihosting specPeter Maydell2023-09-211-0/+4
* | | Merge tag 'pull-trivial-patches' of https://gitlab.com/mjt0k/qemu into stagingStefan Hajnoczi2023-09-2112-30/+30
|\ \ \ | |/ / |/| |
| * | i386: spelling fixesMichael Tokarev2023-09-206-13/+13
| * | ppc: spelling fixesMichael Tokarev2023-09-206-17/+17
* | | Merge tag 'pull-loongarch-20230920' of https://gitlab.com/gaosong/qemu into stagingStefan Hajnoczi2023-09-2015-4087/+7385
|\ \ \
| * | | target/loongarch: CPUCFG support LASXSong Gao2023-09-201-0/+1
| * | | target/loongarch: Move simply DO_XX marcos togtherSong Gao2023-09-202-48/+42
| * | | target/loongarch: Implement xvld xvstSong Gao2023-09-203-60/+194
| * | | target/loongarch: Implement xvshuf xvperm{i} xvshuf4iSong Gao2023-09-205-46/+175
| * | | target/loongarch: Implement xvpack xvpick xvilv{l/h}Song Gao2023-09-204-60/+156
| * | | target/loongarch: Implement xvreplve xvinsve0 xvpickveSong Gao2023-09-205-57/+201
| * | | target/loongarch: Implement xvinsgr2vr xvpickve2grSong Gao2023-09-204-170/+74
| * | | target/loongarch: Implement xvbitsel xvsetSong Gao2023-09-205-44/+147
| * | | target/loongarch: Implement xvfcmpSong Gao2023-09-205-22/+117
| * | | target/loongarch: Implement xvseq xvsle xvsltSong Gao2023-09-204-165/+201
| * | | target/loongarch: Implement LASX fpu fcvt instructionsSong Gao2023-09-204-86/+315
| * | | target/loongarch: Implement LASX fpu arith instructionsSong Gao2023-09-204-16/+158
| * | | target/loongarch: Implement xvfrstpSong Gao2023-09-204-12/+34
| * | | target/loongarch: Implement xvbitclr xvbitset xvbitrevSong Gao2023-09-204-21/+99
| * | | target/loongarch: Implement xvpcntSong Gao2023-09-204-1/+16
| * | | target/loongarch: Implement xvclo xvclzSong Gao2023-09-204-1/+28
| * | | target/loongarch: Implement xvssrlrn xvssrarnSong Gao2023-09-204-199/+378
| * | | target/loongarch: Implement xvssrln xvssranSong Gao2023-09-204-191/+353
| * | | target/loongarch: Implement xvsrlrn xvsrarnSong Gao2023-09-204-85/+159
| * | | target/loongarch: Implement xvsrln xvsranSong Gao2023-09-204-75/+137
| * | | target/loongarch: Implement xvsrlr xvsrarSong Gao2023-09-204-4/+59
| * | | target/loongarch: Implement xvsllwil xvextlSong Gao2023-09-204-21/+63
| * | | target/loongarch: Implement xvsll xvsrl xvsra xvrotrSong Gao2023-09-203-0/+101
| * | | target/loongarch: Implement LASX logic instructionsSong Gao2023-09-204-18/+48
| * | | target/loongarch: Implement xvldiSong Gao2023-09-203-7/+15
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.