blob: b992941bef11b440923f8bd40d3451ed63d44ee7 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
/*
* ARM generic timer definitions for Arm A-class CPU
*
* Copyright (c) 2003 Fabrice Bellard
*
* SPDX-License-Identifier: LGPL-2.1-or-later
*/
#ifndef TARGET_ARM_GTIMER_H
#define TARGET_ARM_GTIMER_H
enum {
GTIMER_PHYS = 0,
GTIMER_VIRT = 1,
GTIMER_HYP = 2,
GTIMER_SEC = 3,
GTIMER_HYPVIRT = 4,
#define NUM_GTIMERS 5
};
#endif
|