diff options
| author |   Andrew Jeffery <andrew@aj.id.au> | 2019-08-26 11:46:19 +0930 |
|---|---|---|
| committer |   Ulf Hansson <ulf.hansson@linaro.org> | 2019-09-11 15:58:39 +0200 |
| commit | f47fdb855dc261353f506da4def890c42bb37ad4 (patch) | |
| tree | 289b0994df62468cf8639bc1cb69d00389b93bc4 | |
| parent | mmc: bcm2835: Take SWIOTLB memory size limitation into account (diff) | |
| download | wireguard-linux-f47fdb855dc261353f506da4def890c42bb37ad4.tar.xz wireguard-linux-f47fdb855dc261353f506da4def890c42bb37ad4.zip | |
dt-bindings: mmc: sdhci-of-aspeed: Update example ranges property
The example node in the binding uses the AST2500 compatible string for
the SD controller with a 64kiB ranges property, but the SD controller is
allocated 128kiB of MMIO space according to the AST2500 datasheet. Fix
the example to correctly reflect the hardware in the AST2500, however it
should be noted that the MMIO region is reduced to 64kiB in the AST2600
where a second SD controller block has been introduced into the address
space.
Also add the IBM copyright header that I left out of the initial patch.
Suggested-by: Joel Stanley <joel@jms.id.au>
Signed-off-by: Andrew Jeffery <andrew@aj.id.au>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
| -rw-r--r-- | Documentation/devicetree/bindings/mmc/aspeed,sdhci.yaml | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/Documentation/devicetree/bindings/mmc/aspeed,sdhci.yaml b/Documentation/devicetree/bindings/mmc/aspeed,sdhci.yaml index 570f8c72662b..200de9396036 100644 --- a/Documentation/devicetree/bindings/mmc/aspeed,sdhci.yaml +++ b/Documentation/devicetree/bindings/mmc/aspeed,sdhci.yaml @@ -1,4 +1,5 @@ # SPDX-License-Identifier: GPL-2.0-or-later +# Copyright 2019 IBM Corp. %YAML 1.2 --- $id: http://devicetree.org/schemas/mmc/aspeed,sdhci.yaml# @@ -84,7 +85,7 @@ examples: reg = <0x1e740000 0x100>; #address-cells = <1>; #size-cells = <1>; - ranges = <0 0x1e740000 0x10000>; + ranges = <0 0x1e740000 0x20000>; clocks = <&syscon ASPEED_CLK_GATE_SDCLK>; sdhci0: sdhci@100 { |