aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/arch/arm/boot/dts/rk3288-vmarc-som.dtsi
diff options
context:
space:
mode:
authorJagan Teki <jagan@amarulasolutions.com>2020-07-20 16:32:28 +0530
committerHeiko Stuebner <heiko@sntech.de>2020-07-22 21:19:06 +0200
commit417b188a985d3557b0ecb5623b27bd9843f03aec (patch)
tree9216ca122a606c29f5d91057330fb30764b43adf /arch/arm/boot/dts/rk3288-vmarc-som.dtsi
parentARM: dts: rockchip: Add usb host0 ohci node for rk3288 (diff)
downloadwireguard-linux-417b188a985d3557b0ecb5623b27bd9843f03aec.tar.xz
wireguard-linux-417b188a985d3557b0ecb5623b27bd9843f03aec.zip
ARM: dts: rockchip: Add USB for RockPI N8/N10
Radxa dalang carrier board has 2x USB 2.0 and 1x USB 3.0 ports. This patch adds support to enable all these USB ports for N10 and N8 combinations SBCs. Note that the USB 3.0 port on RockPI N8 combination works as USB 2.0 OTG since it is driven from RK3288. Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Link: https://lore.kernel.org/r/20200720110230.367985-1-jagan@amarulasolutions.com Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'arch/arm/boot/dts/rk3288-vmarc-som.dtsi')
-rw-r--r--arch/arm/boot/dts/rk3288-vmarc-som.dtsi42
1 files changed, 42 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/rk3288-vmarc-som.dtsi b/arch/arm/boot/dts/rk3288-vmarc-som.dtsi
index cd61b6230f0d..78164d117248 100644
--- a/arch/arm/boot/dts/rk3288-vmarc-som.dtsi
+++ b/arch/arm/boot/dts/rk3288-vmarc-som.dtsi
@@ -267,4 +267,46 @@
rockchip,pins = <6 RK_PC5 1 &pcfg_pull_up_drv_8ma>;
};
};
+
+ vbus_host {
+ usb1_en_oc: usb1-en-oc {
+ rockchip,pins = <0 RK_PC1 RK_FUNC_GPIO &pcfg_pull_up>;
+ };
+ };
+
+ vbus_typec {
+ usb0_en_oc: usb0-en-oc {
+ rockchip,pins = <0 RK_PB5 RK_FUNC_GPIO &pcfg_pull_up>;
+ };
+ };
+};
+
+&usbphy {
+ status = "okay";
+};
+
+&usb_host0_ehci {
+ status = "okay";
+};
+
+&usb_host0_ohci {
+ status = "okay";
+};
+
+&usb_host1 {
+ status = "okay";
+};
+
+&usb_otg {
+ status = "okay";
+};
+
+&vbus_host {
+ enable-active-high;
+ gpio = <&gpio0 RK_PC1 GPIO_ACTIVE_HIGH>; /* USB1_EN_OC# */
+};
+
+&vbus_typec {
+ enable-active-high;
+ gpio = <&gpio0 RK_PB5 GPIO_ACTIVE_HIGH>; /* USB0_EN_OC# */
};