aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/clk/Makefile
diff options
context:
space:
mode:
authorWen He <wen.he_1@nxp.com>2019-12-13 16:34:02 +0800
committerStephen Boyd <sboyd@kernel.org>2020-01-30 16:28:07 -0800
commitd37010a3c162f23e47a11a8f5946dbd974999c42 (patch)
treec88cfd4d84af3241ddfd743948f6b432aead903a /drivers/clk/Makefile
parentdt/bindings: clk: Add YAML schemas for LS1028A Display Clock bindings (diff)
downloadwireguard-linux-d37010a3c162f23e47a11a8f5946dbd974999c42.tar.xz
wireguard-linux-d37010a3c162f23e47a11a8f5946dbd974999c42.zip
clk: ls1028a: Add clock driver for Display output interface
Add clock driver for QorIQ LS1028A Display output interfaces(LCD, DPHY), as implemented in TSMC CLN28HPM PLL, this PLL supports the programmable integer division and range of the display output pixel clock's 27-594MHz. Signed-off-by: Wen He <wen.he_1@nxp.com> Signed-off-by: Michael Walle <michael@walle.cc> Link: https://lkml.kernel.org/r/20191213083402.35678-2-wen.he_1@nxp.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
Diffstat (limited to 'drivers/clk/Makefile')
-rw-r--r--drivers/clk/Makefile1
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/clk/Makefile b/drivers/clk/Makefile
index 0696a0c1ab58..cae17ebc018d 100644
--- a/drivers/clk/Makefile
+++ b/drivers/clk/Makefile
@@ -44,6 +44,7 @@ obj-$(CONFIG_ARCH_NPCM7XX) += clk-npcm7xx.o
obj-$(CONFIG_ARCH_NSPIRE) += clk-nspire.o
obj-$(CONFIG_COMMON_CLK_OXNAS) += clk-oxnas.o
obj-$(CONFIG_COMMON_CLK_PALMAS) += clk-palmas.o
+obj-$(CONFIG_CLK_LS1028A_PLLDIG) += clk-plldig.o
obj-$(CONFIG_COMMON_CLK_PWM) += clk-pwm.o
obj-$(CONFIG_CLK_QORIQ) += clk-qoriq.o
obj-$(CONFIG_COMMON_CLK_RK808) += clk-rk808.o