aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/clk/sunxi
diff options
context:
space:
mode:
authorStephen Boyd <sboyd@codeaurora.org>2016-11-16 11:19:20 -0800
committerStephen Boyd <sboyd@codeaurora.org>2016-11-16 11:19:20 -0800
commit38320181c700cd281dbbbb0694be42be1a09fd11 (patch)
tree8264649d06350a8258adeac0f48e8cf16800be11 /drivers/clk/sunxi
parentMerge tag 'imx-clk-4.10' of git://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux into clk-next (diff)
parentclk: sunxi-ng: sun8i-h3: Set CLK_SET_RATE_PARENT for audio module clocks (diff)
downloadwireguard-linux-38320181c700cd281dbbbb0694be42be1a09fd11.tar.xz
wireguard-linux-38320181c700cd281dbbbb0694be42be1a09fd11.zip
Merge tag 'sunxi-clk-for-4.10' of https://git.kernel.org/pub/scm/linux/kernel/git/mripard/linux into clk-next
Pull Allwinner clock changes from Maxime Ripard: The usual patches from us, but most notably the introduction of the A64 clocks unit. * tag 'sunxi-clk-for-4.10' of https://git.kernel.org/pub/scm/linux/kernel/git/mripard/linux: clk: sunxi-ng: sun8i-h3: Set CLK_SET_RATE_PARENT for audio module clocks clk: sunxi-ng: sun8i-a23: Set CLK_SET_RATE_PARENT for audio module clocks clk: sunxi-ng: Add A64 clocks clk: sunxi-ng: Implement minimum for multipliers clk: sunxi-ng: Add minimums for all the relevant structures and clocks clk: sunxi-ng: Finish to convert to structures for arguments clk: sunxi-ng: Remove the use of rational computations clk: sunxi-ng: Rename the internal structures clk: sunxi: mod0: improve function-level documentation
Diffstat (limited to 'drivers/clk/sunxi')
-rw-r--r--drivers/clk/sunxi/clk-mod0.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/clk/sunxi/clk-mod0.c b/drivers/clk/sunxi/clk-mod0.c
index e54266cc1c51..4417ae129ac7 100644
--- a/drivers/clk/sunxi/clk-mod0.c
+++ b/drivers/clk/sunxi/clk-mod0.c
@@ -24,7 +24,7 @@
#include "clk-factors.h"
/**
- * sun4i_get_mod0_factors() - calculates m, n factors for MOD0-style clocks
+ * sun4i_a10_get_mod0_factors() - calculates m, n factors for MOD0-style clocks
* MOD0 rate is calculated as follows
* rate = (parent_rate >> p) / (m + 1);
*/