aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/clocksource/timer-microchip-pit64b.c
diff options
context:
space:
mode:
authorClaudiu Beznea <claudiu.beznea@microchip.com>2020-03-16 11:52:56 +0200
committerDaniel Lezcano <daniel.lezcano@linaro.org>2020-03-16 11:19:37 +0100
commit0585244523f0f4de7e4480375e871617a79cab98 (patch)
tree300b2983f9e63b425b569a0e64ec1d34a3dad563 /drivers/clocksource/timer-microchip-pit64b.c
parentclocksource/drivers/timer-cs5535: Request irq with non-NULL dev_id (diff)
downloadwireguard-linux-0585244523f0f4de7e4480375e871617a79cab98.tar.xz
wireguard-linux-0585244523f0f4de7e4480375e871617a79cab98.zip
clocksource/drivers/timer-microchip-pit64b: Fix rate for gck
Generic clock rate needs to be set in case it was selected as timer clock source in mchp_pit64b_init_mode(). Otherwise it will be enabled with wrong rate. Fixes: 625022a5f160 ("clocksource/drivers/timer-microchip-pit64b: Add Microchip PIT64B support") Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com> Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org> Link: https://lore.kernel.org/r/1584352376-32585-1-git-send-email-claudiu.beznea@microchip.com
Diffstat (limited to 'drivers/clocksource/timer-microchip-pit64b.c')
-rw-r--r--drivers/clocksource/timer-microchip-pit64b.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/clocksource/timer-microchip-pit64b.c b/drivers/clocksource/timer-microchip-pit64b.c
index bd63d3484838..59e11ca8ee73 100644
--- a/drivers/clocksource/timer-microchip-pit64b.c
+++ b/drivers/clocksource/timer-microchip-pit64b.c
@@ -264,6 +264,7 @@ static int __init mchp_pit64b_init_mode(struct mchp_pit64b_timer *timer,
if (!best_diff) {
timer->mode |= MCHP_PIT64B_MR_SGCLK;
+ clk_set_rate(timer->gclk, gclk_round);
goto done;
}