diff options
| author |   Fudong Wang <fudong.wang@amd.com> | 2023-08-11 08:24:59 +0800 |
|---|---|---|
| committer |   Alex Deucher <alexander.deucher@amd.com> | 2023-08-30 15:31:49 -0400 |
| commit | 302be1cb9f4b02995f3b10c50494d5eb8fdaf5c1 (patch) | |
| tree | 98f91f4863fc269c72e3133f3dfb88db8b9abfe6 /drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c | |
| parent | drm/amd/display: Add support for 1080p SubVP to reduce idle power (diff) | |
| download | wireguard-linux-302be1cb9f4b02995f3b10c50494d5eb8fdaf5c1.tar.xz wireguard-linux-302be1cb9f4b02995f3b10c50494d5eb8fdaf5c1.zip | |
drm/amd/display: Add smu write msg id fail retry process
A benchmark stress test (12-40 machines x 48hours) found that DCN315 has
cases where DC writes to an indirect register to set the smu clock msg
id, but when we go to read the same indirect register the returned msg
id doesn't match with what we just set it to. So, to fix this retry the
write until the register's value matches with the requested value.
Cc: stable@vger.kernel.org # 6.1+
Fixes: f94903996140 ("drm/amd/display: Add DCN315 CLK_MGR")
Reviewed-by: Charlene Liu <charlene.liu@amd.com>
Acked-by: Hamza Mahfooz <hamza.mahfooz@amd.com>
Signed-off-by: Fudong Wang <fudong.wang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c')
0 files changed, 0 insertions, 0 deletions