aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.h
diff options
context:
space:
mode:
authorAnthony Koo <Anthony.Koo@amd.com>2020-01-14 16:23:31 -0500
committerAlex Deucher <alexander.deucher@amd.com>2020-02-06 15:04:36 -0500
commitbbf5f6c3f83bedd71006473849138a446ad4d9a3 (patch)
treeb5cb94b47814be2c3069083a55aedb41112d5872 /drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.h
parentdrm/amd/display: Do not set optimized_require to false after plane disable (diff)
downloadwireguard-linux-bbf5f6c3f83bedd71006473849138a446ad4d9a3.tar.xz
wireguard-linux-bbf5f6c3f83bedd71006473849138a446ad4d9a3.zip
drm/amd/display: Split program front end part that occur outside lock
[Why] Eventually want to lock at a higher level in stack. To do this, we need to be able to isolate the parts that need to be done after pipe unlock. [How] Split out programming that is done post unlock. Signed-off-by: Anthony Koo <Anthony.Koo@amd.com> Reviewed-by: Aric Cyr <Aric.Cyr@amd.com> Acked-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.h')
-rw-r--r--drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.h b/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.h
index 02c9be5ebd47..80f192b8b3a2 100644
--- a/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.h
+++ b/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.h
@@ -35,6 +35,9 @@ bool dcn20_set_shaper_3dlut(
void dcn20_program_front_end_for_ctx(
struct dc *dc,
struct dc_state *context);
+void dcn20_post_unlock_program_front_end(
+ struct dc *dc,
+ struct dc_state *context);
void dcn20_update_plane_addr(const struct dc *dc, struct pipe_ctx *pipe_ctx);
void dcn20_update_mpcc(struct dc *dc, struct pipe_ctx *pipe_ctx);
bool dcn20_set_input_transfer_func(struct dc *dc, struct pipe_ctx *pipe_ctx,