aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/drivers/gpu/drm/i915/display/intel_dp_mst.c
diff options
context:
space:
mode:
authorClint Taylor <clinton.a.taylor@intel.com>2020-06-03 15:11:50 -0700
committerChris Wilson <chris@chris-wilson.co.uk>2020-06-04 14:28:48 +0100
commit84f9cbf335809412704f99b5fb9b737ef7cb8e89 (patch)
treeb226c2557021636d341b5aed2a2a2ffaae3b7ff2 /drivers/gpu/drm/i915/display/intel_dp_mst.c
parentdrm/i915/selftests: Exercise all copy engines with the blt routines (diff)
downloadwireguard-linux-84f9cbf335809412704f99b5fb9b737ef7cb8e89.tar.xz
wireguard-linux-84f9cbf335809412704f99b5fb9b737ef7cb8e89.zip
drm/i915/tgl: Implement WA_16011163337
Set GS Timer to 224. Combine with Wa_1604555607 due to register FF_MODE2 not being able to be read. V2: Math issue fixed Cc: Chris Wilson <chris@chris-wilson.co.uk> Cc: Caz Yokoyama <caz.yokoyama@intel.com> Cc: Matt Atwood <matthew.s.atwood@intel.com> Signed-off-by: Clint Taylor <clinton.a.taylor@intel.com> Acked-by: Chris Wilson <chris@chris-wilson.co.uk> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk> Link: https://patchwork.freedesktop.org/patch/msgid/20200603221150.14745-1-clinton.a.taylor@intel.com
Diffstat (limited to 'drivers/gpu/drm/i915/display/intel_dp_mst.c')
0 files changed, 0 insertions, 0 deletions