diff options
author | 2020-06-03 15:11:50 -0700 | |
---|---|---|
committer | 2020-06-04 14:28:48 +0100 | |
commit | 84f9cbf335809412704f99b5fb9b737ef7cb8e89 (patch) | |
tree | b226c2557021636d341b5aed2a2a2ffaae3b7ff2 /drivers/gpu/drm/i915/display/intel_dp_mst.c | |
parent | drm/i915/selftests: Exercise all copy engines with the blt routines (diff) | |
download | wireguard-linux-84f9cbf335809412704f99b5fb9b737ef7cb8e89.tar.xz wireguard-linux-84f9cbf335809412704f99b5fb9b737ef7cb8e89.zip |
drm/i915/tgl: Implement WA_16011163337
Set GS Timer to 224. Combine with Wa_1604555607 due to register FF_MODE2
not being able to be read.
V2: Math issue fixed
Cc: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Caz Yokoyama <caz.yokoyama@intel.com>
Cc: Matt Atwood <matthew.s.atwood@intel.com>
Signed-off-by: Clint Taylor <clinton.a.taylor@intel.com>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Link: https://patchwork.freedesktop.org/patch/msgid/20200603221150.14745-1-clinton.a.taylor@intel.com
Diffstat (limited to 'drivers/gpu/drm/i915/display/intel_dp_mst.c')
0 files changed, 0 insertions, 0 deletions