aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/fs/file_table.c
diff options
context:
space:
mode:
authorConor Dooley <conor.dooley@microchip.com>2022-05-09 15:26:02 +0100
committerPalmer Dabbelt <palmer@rivosinc.com>2022-06-01 15:27:42 -0700
commit8422d1110ad445afd2083547181ff1be3a56f165 (patch)
treebf56cadafe648ec8cfa847a8b6253e0a8662efd1 /fs/file_table.c
parentMerge tag 'riscv-for-linus-5.19-mw0' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux (diff)
downloadwireguard-linux-8422d1110ad445afd2083547181ff1be3a56f165.tar.xz
wireguard-linux-8422d1110ad445afd2083547181ff1be3a56f165.zip
riscv: dts: microchip: remove icicle memory clocks
The clock properties in the icicle kit's memory entries cause dtbs_check errors: arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dtb: /: memory@80000000: 'clocks' does not match any of the regexes: 'pinctrl-[0-9]+' Get rid of the clocks to avoid the errors. Reported-by: Palmer Dabbelt <palmer@rivosinc.com> Fixes: 0fa6107eca41 ("RISC-V: Initial DTS for Microchip ICICLE board") Fixes: 5b28df37d311 ("riscv: dts: microchip: update peripherals in icicle kit device tree") Reviewed-by: Heiko Stuebner <heiko@sntech.de> Signed-off-by: Conor Dooley <conor.dooley@microchip.com> Link: https://lore.kernel.org/r/20220509142610.128590-2-conor.dooley@microchip.com Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
Diffstat (limited to 'fs/file_table.c')
0 files changed, 0 insertions, 0 deletions